

N- Channel 40V (D-S) MOSFET
GENERAL DESCRIPTION

The ME60N04 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as LCD inverter, computer power management and DC to DC converter circuits which need low in-line power loss.

FEATURES

- $R_{DS(ON)} \leq 12\text{m}\Omega @ V_{GS}=10\text{V}$
- $R_{DS(ON)} \leq 17\text{m}\Omega @ V_{GS}=4.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability



APPLICATIONS

- Power Management
- DC/DC Converter
- LCD TV & Monitor Display inverter
- CCFL inverter
- Secondary Synchronous Rectification

PIN CONFIGURATION

(TO-252-3L)

Top View



Ordering Information: ME60N04 (Pb-free)

N-Channel MOSFET

ME60N04-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Steady	Unit
Drain-Source Voltage	V_{DSS}	40	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current ($T_j=150^\circ\text{C}$, limited by package)	I_D	39	A
		31	
Pulsed Drain Current	I_{DM}	156	A
Maximum Power Dissipation (Note A)	P_D	30	W
		18.5	
Operating Junction Temperature	T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient(Note A)	$R_{\theta JA}$	42	$^\circ\text{C}/\text{W}$
Thermal Resistance-Junction to Case(Note A)	$R_{\theta JC}$	4.3	$^\circ\text{C}/\text{W}$

 Note A: The device mounted on 1in² FR4 board with 2 oz copper







N- Channel 40V (D-S) MOSFET
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	40			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1	1.9	3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V			1	μA
R _{DSON}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 15A		9	12	mΩ
		V _{GS} =4.5V, I _D = 13A		13	17	
V _{SD}	Diode Forward Voltage	I _S =15A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _{g (TOT)}	Total Gate Charge, V _{GS} =10V	V _{DS} =20V, I _D =15A		31	36	nC
Q _g	Total Gate Charge, V _{GS} =4.5V			16	18	
Q _{gs}	Gate-Source Charge			6.5		
Q _{gd}	Gate-Drain Charge			8.3		
R _g	Gate Resistance	V _{GS} =V _{DS} =0V, f=1MHz		1.6		Ω
C _{iss}	Input capacitance	V _{DS} =20V, V _{GS} =0V, f=1MHz		1240	1500	pF
C _{oss}	Output Capacitance			170		
C _{rss}	Reverse Transfer Capacitance			60		
t _{d(on)}	Turn-On Delay Time	V _{DD} =20V, I _D =1A V _{GS} =10V, R _{GEN} =6Ω		16	20	ns
t _r	Turn-On Rise Time			13	17	
t _{d(off)}	Turn-Off Delay Time			60	75	
t _f	Turn-On Fall Time			7	10	

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.


Typical Characteristics (T_J = 25°C Noted)




N- Channel 40V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)


Gate Charge




Body-diode characteristics



Maximum Forward Biased Safe Operating Area



Single Pulse Maximum Power Dissipation



Normalized Thermal Transient Impedance, Junction-to-Case

