N PACKAGE


(TOP VIEW)

SLLS037B - MARCH 1988 - REVISED MARCH 1996

- Programmable Baud Rate Generator Allows Division of Any Input Reference Clock by 1 to (2¹⁶ – 1) and Generates an Internal 16× Clock
- Full Double Buffering Eliminates the Need for Precise Synchronization
- Standard Asynchronous Communication Bits (Start, Stop, and Parity) Added or Deleted to or From the Serial Data Stream
- Independent Receiver Clock Input
- Transmit, Receive, Line Status, and Data Set Interrupts Independently Controlled
- Fully Programmable Serial Interface Characteristics:
 - 5-, 6-, 7-, or 8-Bit Characters
 - Even-, Odd-, or No-Parity Bit Generation and Detection
 - 1-, 1 1/2-, or 2-Stop Bit Generation
 - Baud Generation (dc to 256 Kbit/s)
- False Start Bit Detection
- Complete Status Reporting Capabilities
- 3-State TTL Drive Capabilities for Bidirectional Data Bus and Control Bus
- Line Break Generation and Detection
- Internal Diagnostic Capabilities:
 - Loopback Controls for Communications Link Fault Isolation
 - Break, Parity, Overrun, Framing Error Simulation
- Fully Prioritized Interrupt System Controls
- Modem Control Functions (CTS, RTS, DSR, DTR, RI, and DCD)
- Easily Interfaces to Most Popular Microprocessors
- Faster Plug-In Replacement for National Semiconductor NS16C450

DO 40 VCC D1**∏** 2 39 | RI D2¶3 38 DCD D3**∏** 4 37 DSR D4**∏** 36 | CTS 5 D5[6 35 J MR 34 🛛 OUT1 D6[] 7 D7[] 33 **| DTR** 8 RCLK | 9 32 | RTS SINT 10 31 N OUT2 SOUT 11 30 TINTRPT CS0 12 29 T NC CS1 13 28 AO CS2 14 27 A1 BAUDOUT | 15 26 🛮 A2 XTAL1¶ 16 25 T ADS XTAL2 17 24 T CSOUT DOSTRI 18 23 DDIS 22 T DISTR DOSTR 19 21 DISTR $V_{SS}\Gamma$ 20

FN PACKAGE (TOP VIEW)



IC - No internal connection

The TL16C450 is a CMOS version of an asynchronous communications element (ACE). It typically functions in a microcomputer system as a serial input/output interface.

PRODUCTION DATA information is current as of publication date Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

■ 8961724 0101486 907 ■

description

SLLS037B - MARCH 1988 - REVISED MARCH 1996

description (continued)

The TL16C450 performs serial-to-parallel conversion on data received from a peripheral device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read and report on the status of the ACE at any point in the ACE's operation. Reported status information includes the type of transfer operation in progress, the status of the operation, and any error conditions encountered.


The TL16C450 ACE includes a programmable, on-board, baud rate generator. This generator is capable of dividing a reference clock input by divisors from 1 to (2¹⁶ –1) and producing a 16× clock for driving the internal transmitter logic. Provisions are included to use this 16× clock to drive the receiver logic. Also included in the ACE is a complete modem control capability and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link.



2-10

8961724 0101487 843 📰

SLLS037B - MARCH 1988 - REVISED MARCH 1996



Terminal numbers shown are for the N package

SLLS037B - MARCH 1988 - REVISED MARCH 1996

Terminal Functions

A0 A1 A2 ADS BAUDOUT CS0 CS1 CS2	No.† 28 27 26 25 15 12 13 14 24 36	0 - 0	Register select. A0, A1, and A2 are three inputs used during read and write operations to select the ACE register to read from or write to. Refer to Table 1 for register addresses, also refer to the address strobe (ADS) signal description. Address strobe. When ADS is active (low), the register select signals (A0, A1, and A2) and chip select signals (CS0, CS1, CS2) drive the internal select logic directly; when high, the register select and chip select signals are held in the state they were in when the low-to-high transition of ADS occurred. Baud out. BAUDOUT is a16× clock signal for the transmitter section of the ACE. The clock rate is established by the reference oscillator frequency divided by a divisor specified by the baud generator divisor latches. BAUDOUT may also be used for the receiver section by tying this output to the RCLK input. Chip select. When CSx is active (high, high, and low respectively), the ACE is selected. Refer to the ADS signal description.
A1 A2 ADS BAUDOUT CS0 CS1 CS2	27 26 25 15 12 13 14 24	0 -	to read from or write to. Refer to Table 1 for register addresses, also refer to the address strobe (\$\overline{ADS}\$) signal description. Address strobe. When \$\overline{ADS}\$ is active (low), the register select signals (A0, A1, and A2) and chip select signals (CS0, CS1, \$\overline{CS2}\$) drive the internal select logic directly; when high, the register select and chip select signals are held in the state they were in when the low-to-high transition of \$\overline{ADS}\$ occurred. Baud out. \$\overline{BAUDOUT}\$ is a16× clock signal for the transmitter section of the ACE. The clock rate is established by the reference oscillator frequency divided by a divisor specified by the baud generator divisor latches. \$\overline{BAUDOUT}\$ may also be used for the receiver section by tying this output to the RCLK input. Chip select. When CSx is active (high, high, and low respectively), the ACE is selected. Refer to the \$\overline{ADS}\$ signal description.
BAUDOUT CS0 CS1 CS2	15 12 13 14 24	0 - 0	(CSO, CS1, CS2) drive the internal select logic directly; when high, the register select and chip select signals are held in the state they were in when the low-to-high transition of ADS occurred. Baud out. BAUDOUT is a16x clock signal for the transmitter section of the ACE. The clock rate is established by the reference oscillator frequency divided by a divisor specified by the baud generator divisor latches. BAUDOUT may also be used for the receiver section by tying this output to the RCLK input. Chip select. When CSx is active (high, high, and low respectively), the ACE is selected. Refer to the ADS signal description. Chip select out. When CSOUT is high, it indicates that the ACE has been selected by the chip select inputs (CSO,
CS0 CS1 CS2	12 13 14 24	0	by the reference oscillator frequency divided by a divisor specified by the baud generator divisor latches. BAUDOUT may also be used for the receiver section by tying this output to the RCLK input. Chip select. When CSx is active (high, high, and low respectively), the ACE is selected. Refer to the ADS signal description. Chip select out. When CSOUT is high, it indicates that the ACE has been selected by the chip select inputs (CSO,
CS1 CS2	13 14 24	0	description. Chip select out. When CSOUT is high, it indicates that the ACE has been selected by the chip select inputs (CSO,
COCLIT			Chip select out. When CSOUT is high, it indicates that the ACE has been selected by the chip select inputs (CSO,
CSOUT	36		CS1, and CS2). CSOUT is low when the chip is deselected.
CTS		I	Clear to send. CTS is a modern status signal. Its condition can be checked by reading bit 4 (CTS) of the modern status register. Bit 0 (DCTS) of the modern status register indicates that this signal has changed states since the last read from the modern status register. If the modern status interrupt is enabled when CTS changes state, an interrupt is generated.
D0 – D7	1 – 8	1/0	Data bus. D0 – D7 are 3-state data lines that provide a bidirectional path for data, control, and status information between the ACE and the CPU.
DCD	38	ı	Data carrier detect. \overline{DCD} is a modern status signal. Its condition can be checked by reading bit 7 (DCD) of the modern status register. Bit 3 (DDCD) of the modern status register indicates that this signal has changed states since the last read from the modern status register. If the modern status interrupt is enabled when the \overline{DCD} changes state, an interrupt is generated.
DDIS	23	0	Driver disable. DDIS is active (high) when the CPU is not reading data. When active, this output can disable an external transceiver.
DISTR DISTR	22 21	i	Data input strobes. When either DISTR or DISTR is active (high or low respectively) while the ACE is selected, the CPU is allowed to read status information or data from a selected ACE register. Only one of these inputs is required for the transfer of data during a read operation. The other input should be tied in its inactive state (i.e., DISTR tied low or DISTR tied high).
DOSTR DOSTR	19 18	j	Data output strobes. When either DOSTR or $\overline{\text{DOSTR}}$ is active (high or low respectively), while the ACE is selected, the CPU is allowed to write control words or data into a selected ACE register. Only one of these inputs is required to transfer data during a write operation. The other input should be tied in its inactive state (i.e., DOSTR tied low or $\overline{\text{DOSTR}}$ tied high).
DSR	37	i	Data set ready. DSR is a modern status signal. Its condition can be checked by reading bit 5 (DSR) of the modern status register. Bit 1 (DDSR) of the modern status register indicates that this signal has changed state since the last read from the modern status register. If the modern status interrupt is enabled when the DSR changes state, an interrupt is generated.
DTR	33	0	Data terminal ready. When active (low), \overline{DTR} informs a modem or data set that the ACE is ready to establish communication. \overline{DTR} is placed in the active state by setting the DTR bit of the modem control register to a high level. \overline{DTR} is placed in the inactive state either as a result of a master reset or during loop mode operation or clearing bit 0 (DTR) of the modem control register.
INTRPT	30		Interrupt. When active (high), INTRPT informs the CPU that the ACE has an interrupt to be serviced. The four conditions that cause an interrupt are: a receiver error, received data is available, the transmitter holding register is empty, or an enabled modern status interrupt. The INTRPT output is reset (inactivated) either when the interrupt is serviced or as a result of a master reset.
MR	35	T	Master reset. When active (high), MR clears most ACE registers and sets the state of various output signals. Refer to Table 2 for ACE reset functions.

[†] Terminal numbers shown are for the N package.



2-12

8961724 0101489 616

SLLS037B - MARCH 1988 - REVISED MARCH 1996

Terminal Functions (continued)

TERM	INAL	1/0	DECODIFIEN
NAME	NO.†	1/0	DESCRIPTION
OUT1 OUT2	34 31	0	Outputs 1 and 2. OUT1 and OUT2 are user-designated output terminals that are set to their active states by setting their respective modem control register bits (OUT1 and OUT2) high. OUT1 and OUT2 are set to their inactive (high) states as a result of master reset or during loop mode operations or by clearing bit 2 (OUT1) or bit 3 (OUT2) of the MCR.
RCLK	9	ļ	Receiver clock. RCLK is the 16× baud rate clock for the receiver section of the ACE
RI	39	1	Ring indicator. \overline{R} is a modern status signal. Its condition can be checked by reading bit 6 (RI) of the modern status register. Bit 2 (TERI) of the modern status register indicates that the \overline{R} input has transitioned from a low to a high state since the last read from the modern status register. If the modern status interrupt is enabled when this transition occurs, an interrupt is generated
RTS	32	0	Request to send. When active, RTS informs the modem or data set that the ACE is ready to transmit data. RTS is set to its active state by setting the RTS modem control register bit and is set to its inactive (high) state either as a result of a master reset or during loop mode operations or by clearing bit 1 (RTS) of the MCR
SIN	10	ı	Serial input SIN is the serial data input from a connected communications device
SOUT	11	0	Serial output. SOUT is the composite serial data output to a connected communication device. SOUT is set to the marking (set) state as a result of MR.
VCC	40		5-V supply voltage
V _{SS}	20		Supply common
XTAL1 XTAL2	16 17	1/0	External clock. XTAL1 and XTAL2 connect the ACE to the main timing reference (clock or crystal)

[†] Terminal numbers shown are for the N package.

absolute maximum ratings over free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} (see Note 1) -0.5 V to 7 V Input voltage range at any input, V_{\parallel} -0.5 V to 7 V Output voltage range, V_{Ω} -0.5 V to 7 V
Continuous total power dissipation at (or below) 70°C free-air temperature: FN package 1100 mW N package 800 mW
Operating free-air temperature range, T _A
Storage temperature range, T _{stq} –65°C to 150°C
Case temperature for 10 seconds, T _C : FN package

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4 75	5	5 25	٧
High-level input voltage, V _{IH}	2		Vcc	٧
Low-level input voltage, VIL	-05		0.8	V
Operating free-air temperature, TA	0		70	°C



SLLS037B - MARCH 1988 - REVISED MARCH 1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH} ‡	High-level output voltage	I _{OH} = -1 mA		2.4			V
V _{OL} ‡	Low-level output voltage	I _{OL} = 1.6 mA				0.4	V
likg	Input leakage current	V _{CC} = 5.25 V, V _I = 0 to 5.25 V,	V _{SS} = 0, All other terminals floating			±10	μА
loz	High-impedance output current	V _{CC} = 5.25 V, V _O = 0 V to 5 25 V, Chip selected, write mode	$V_{SS} = 0$, or chip deselected		"	±20	μΑ
lcc	Supply current	V _{CC} = 5.25 V, SIN, DSR, DCD, CTS, and All other inputs at 0.8 V, XTAL1 at 4 MHz,	d RI at 2 V,			10	mA
CXTAL1	Clock input capacitance			Ť	15	20	pF
CXTAL2	Clock output capacitance	V _{CC} = 0,	V _{SS} = 0,		20	30	ρF
Ci	Input capacitance	f = 1 MHz, All other terminals ground	T _A = 25°C, ed		6	10	pF
Co	Output capacitance]		-	10	20	pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

system timing requirements over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	FIGURE	MIN MAX	UNIT
^t cR	Cycle time, read (t _{W7} + t _{d8} + t _{d9})		175	ns
t _{cW}	Cycle time, write (t _{w6} + t _{d5} + t _{d6})		175	ns
t _{w5}	Pulse duration, ADS low	2,3	15	ns
tw6	Pulse duration, write strobe	2	80	ns
t _{w7}	Pulse duration, read strobe	3	80	ns
twMR	Pulse duration, master reset		1000	ns
t _{su1}	Setup time, address valid before ADS↑	2,3	15	ns
t _{su2}	Setup time, CS valid before ADS↑	2,3	15	ns
t _{su3}	Setup time, data valid before WR1↓ or WR2↑	2	15	ns
t _{h1}	Hold time, address low after ADS↑	2,3	0	ns
th2	Hold time, CS valid after ADS↑	2,3	0	ns
^t h3	Hold time, CS valid after WR1↑ or WR2↓	2	20	ns
th4§	Hold time, address valid after WR1↑ or WR2↓	2	20	ns
th5	Hold time, data valid after WR1↑ or WR2↓	2	15	ns
t _{h6}	Hold time, CS valid after RD1↑ or RD2↓	3	20	ns
t _{h7} §	Hold time, address valid after RD1↑ or RD2↓	3	20	ns
t _{d4} §	Delay time, CS valid before WR1↓ or WR2↑	2	15	ns
t _{d5} §	Delay time, address valid before WR1↓ or WR2↑	2	15	ns
t _{d6}	Delay time, write cycle, WR1↑ or WR2↓ to ADS↓	2	80	ns
t _{d7} §	Delay time, CS valid to RD1↓ or RD2↑	3	15	ns
td8 [§]	Delay time, address valid to RD1↓ or RD2↑	3	15	ns
t _d 9	Delay time, read cycle, RD1↑ or RD2↓ to ADS↓	3	80	ns

[§] Only applies when ADS is low.



2-14 POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

[‡] These parameters apply for all outputs except XTAL2

system switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	FIGURE	TEST CONDITIONS	MIN	MAX	UNIT
t _{w1}	Pulse duration, clock high	1	f = 9 MHz maximum	50		ns
tw2	Pulse duration, clock low	1	f = 9 MHz maximum	50		ns
t _{d3}	Delay time, select to CS output	2,3†	C _L = 100 pF		70	ns
^t d10	Delay time, RD1↓ or RD2↑ to data valid	3	C _L = 100 pF		60	ns
^t d11	Delay time, RD1↑ or RD2↓ to floating data	3	C _L = 100 pF	0	60	ns
^t dis(R)	Disable time, RD1↓↑ or RD2↑↓ to DDIS↑↓	3	CL = 100 pF		60	ns

[†] Only applies when ADS is low.

baud generator switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	FIGURE	TEST CONDITIONS	MIN	MAX	UNIT
tw3	Pulse duration, BAUDOUT low	1	f = 6.25 MHz, CLK + 1, C _L = 100 pF	80		ns
tw4	Pulse duration, BAUDOUT high	1	f = 6.25 MHz, CLK + 1, C _L = 100 pF	80		ns
^t d1	Delay time, XIN↑ to BAUDOUT↑	1	C _L = 100 pF		125	ns
t _{d2}	Delay time, XIN↑↓ to BAUDOUT↓	1	C _L = 100 pF		125	ns

receiver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	FIGURE	TEST CONDITIONS	MIN	MAX	UNIT
^t d12	Delay time, RCLK to sample clock	4			100	ns
¹ d13	Delay time, stop to set RCV error interrupt or read RDR to LSI interrupt or stop to RXRDY↓	4		1	1	RCLK cycles
^t d14	Delay time, read RBR/LSR to reset interrupt	4	C _L = 100 pF		140	ns

transmitter switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	FIGURE	TEST CONDITIONS	MIN	MAX	UNIT
^t d15	Delay time, INTRPT to transmit start	5		8	24	baudout cycles
^t d16	Delay time, start to interrupt	5		8	8	baudout cycles
^t d17	Delay time, WR THR to reset interrupt	5	C _L = 100 pF		140	ns
^t d18	Delay time, initial write to interrupt (THRE)	5		16	32	baudout cycles
^t d19	Delay time, read IIR to reset interrupt (THRE)	5	C _L = 100 pF		140	пѕ



modem control switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	FIGURE	TEST CONDITIONS	MIN MAX	UNIT
t _{d20}	Delay time, WR MCR to output	6	C _L = 100 pF	100	ns
^t d21	Delay time, modem interrupt to set interrupt	6	C _L = 100 pF	170	ns
td22	Delay time, RD MSR to reset interrupt	6	C _L = 100 pF	140	ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Baud Generator Timing Waveforms



2-16

POST OFFICE BOX 655303 • DALLAS TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




Figure 2. Write Cycle Timing Waveforms



PARAMETER MEASUREMENT INFORMATION




Figure 3. Read Cycle Timing Waveforms



2-18

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265




Figure 5. Transmitter Timing Waveforms






Figure 6. Modem Control Timing Waveforms



2-20

8961724 0101497 792 1

APPLICATION INFORMATION




Figure 7. Basic TL16C450 Configuration




Figure 8. Typical Interface for a High-Capacity Data Bus



APPLICATION INFORMATION TL16C450 Alternate Xtal Control XTAL1 A16-A23 A16-A23 XTAL2 12 BAUDOUT CS0 13 Address RCLK Decoder CS1 14 CS2 CPU DTR 20 RTS 1 25 ADS ADS OUT1 35 OUT2 RSI/ABT MR AD0 AD7 A0-A2 RΪ D0-D7 AD0-AD15 Buffer DCD DSR 6 PHI1 PHI2 CTS 5 ADS RSTO PHI1 PHI2 21 RO DISTR SOUT 2 TCU 18 $\overline{\text{WR}}$ DOSTR 3 SIN AD0-AD15 INTRPT CSOUT 22 DISTR DDIS 7 19 NC **DOSTR** 1

Figure 9. Typical TL16C450 Connection to a CPU

20

GND

(VSS)

40

5 V

(VCC)

EIA-232-D

Connector

PRINCIPLES OF OPERATION

Table 1. Register Selection

DLABT	A2	A1	A0	REGISTER
0	L	L	L	Receiver buffer (read), transmitter holding register (write)
0	L	L	Н	Interrupt enable
Х	L	н	L	Interrupt identification (read only)
Х	L	Н	Н	Line control
Х	Н	Ĺ	L	Modern control
Х	Н	Ł	Н	Line status
Х	Н	Н	L	Modem status
Х	Н	Н		Scratch
1	L	L	L	Divisor latch (LSB)
1	L	L	Н	Divisor latch (MSB)

[†] The divisor latch access bit (DLAB) is the most significant bit of the line control register. The DLAB signal is controlled by writing to this bit location (see Table 3).

Table 2. ACE Reset Functions

REGISTER/SIGNAL	RESET CONTROL	RESET STATE	
Interrupt enable register	Master reset	All bits low (0-3 forced and 4-7 permanent)	
Interrupt identification register	Master reset	Bit 0 is high, bits 1 and 2 are low, and bits 3 –7 are permanently low	
Line control register		All bits low	
Modem control register	Master reset	All bits low	
Line status register	Master reset	Bits 5 and 6 are high, all other bits are low	
Modem status register	Master reset	Bits 0-3 are low, bits 4-7 are input signals	
SOUT	Master reset	High	
INTRPT (receiver error flag)	Read LSR/MR	Low	
INTRPT (received data available)	Read RBR/MR	Low	
INTRPT (transmitter holding register empty)	Read IfR/Write THR/MR	Low	
INTRPT (modern status changes)	Read MSR/MR	Low	
OUT2	Master reset	High	
RTS	Master reset	High	
DTR	Master reset	High	
OUT1	Master reset	High	
Scratch register	Master reset	No effect	
Divisor latch (LSB and MSB) register	Master reset	No effect	
Receiver buffer register	Master reset	No effect	
Transmitter holding register	Master reset	No effect	

PRINCIPLES OF OPERATION

accessible registers

The system programmer, using the CPU, has access to and control over any of the ACE registers that are summarized in Table 3. These registers control ACE operations, receive data, and transmit data. Descriptions of these registers follow Table 3.

Table 3. Summary of Accessible Registers

	REGISTER ADDRESS										
Bit No.	O DLAB = 0	O DLAB = 0	1 DLAB = 0	2	3	4	5	6	7	O DLAB = 1	1 DLAB = 0
	Receiver Buffer Register (Read Only)	Transmitter Holding Register (Write Only)	Interrupt Enable Register IER	Interrupt Ident. Register (Read Only)	Line Control Register LCR	Modem Control Register	Line Status Register	Modem Status Register	Scratch Register	Divisor Latch (LSB)	Latch (MSB)
	RBR	THR	IER	IIR	LCR	MCR	LSR	MSR	SCR	DLL	DLM
0	Data Bit 0*	Data Bit 0	Enable Received Data Available Interrupt (ERBF)	"0" If Interrupt Pending	Word Length Select Bit 0 (WLSO)	Data Terminal Ready (DTR)	Data Ready (DR)	Deita Clear to Send (DCTS)	Bit 0	Brt 0	Bit 8
1	Data Bit 1	Data Bit 1	Enable Transmitter Holding Register Empty Interrupt (ETBE)	Interrupt ID Bit (0)	Word Length Select Brt 1 (WLS1)	Request to Send (RTS)	Overrun Error (OE)	Delta Data Set Ready (DDSR)	Bit 1	Bit 1	Bit 9
2	Data Bit 2	Data Bit 2	Enable Receiver Line Status Interrupt (ELSI)	Interrupt ID Bit (1)	Number of Stop Bits (STB)	Out 1	Parity Error (PE)	Trailing Edge Ring Indicator (TERI)	Bit 2	Bit 2	Bit 10
3	Data Bit 3	Data Brt 3	Enable Modem Status Interrupt (EDSSI)	0	Parity Enable (PEN)	Out 2	Framing Error (FE)	Delta Data Carner Detect (DDCD)	Bit 3	Bit 3	Bit 11
4	Data Brt 4	Data Bit 4	0	o	Even Parity Select (EPS)	Loop	Break Interrupt (BI)	Clear to Send (CTS)	Bit 4	Bit 4	Bit 12
5	Data Bit 5	Data Bit 5	0	o	Stick Parity	0	Transmitter Holding Register (THRE)	Data Set Ready (DSR)	Bit 5	Bit 5	Bit 13
6	Data Bit 6	Data Brt 6	0	0	Set Break	0	Transmitter Empty (TEMT)	Ring Indicator (RI)	Bit 6	Bit 6	Bit 14
7	Data Bit 7	Data Bit 7	0	0	Divisor Latch Access Bit (DLAB)	0	0	Data Carrier Detect (DCD)	Bit 7	Bit 7	Bit 15

^{*}Bit 0 is the least significant bit. It is the first bit serially transmitted or received.





2-24

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

PRINCIPLES OF OPERATION

interrupt enable register (IER)

The IER enables each of the four types of interrupts (refer to Table 4) and the INTRPT output signal in response to an interrupt generation. By clearing bits 0-3, the IER can also disable the interrupt system. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit, when set, enables the received data available interrupt.
- Bit 1: This bit, when set, enables the THRE interrupt.
- Bit 2: This bit, when set, enables the receiver line status interrupt.
- Bit 3: This bit, when set, enables the modem status interrupt.
- Bits 4 − 7: These bits in the IER are not used and are always cleared.

interrupt identification register (IIR)

The ACE has an on-chip interrupt generation and prioritization capability that permits a flexible interface with most microprocessors.

The ACE provides four prioritized levels of interrupts:

- Priority 1 Receiver line status (highest priority)
- Priority 2 Receiver data ready or receiver character time out
- Priority 3 Transmitter holding register empty
- Priority 4-Modem status (lowest priority)

When an interrupt is generated, the IIR indicates that an interrupt is pending and the type of interrupt in its three least significant bits (bits 0, 1, and 2). The contents of this register are summarized in Table 3 and described in Table 4.

- Bit 0: This bit can be used either in a hardwire prioritized or polled interrupt system. When bit 0 is cleared, an interrupt is pending. When bit 0 is set, no interrupt is pending.
- Bits 1 and 2: These two bits identify the highest priority interrupt pending as indicated in Table 4.
- Bits 3 7: These bits in the IIR are not used and are always clear.



interrupt identification register (IIR) (continued)

Table 4. Interrupt Control Functions

INTERRUPT IDENTIFICATION REGISTER		PRIORITY LEVEL	INTERRUPT TYPE	INTERRUPT SOURCE	INTERRUPT RESET METHOD	
BIT 2	BIT 1	BIT 0				
0	0	1	None	None	None	-
1	1	0	1	Receiver line status	Overrun error, parity error, framing error or break interrupt	Reading the line status register
1	0	0	2	Received data available	Receiver data available	Reading the receiver buffer Buffer register
0	1	0	3	Transmitter holding register empty	Transmitter holding register empty	Reading the interrupt identification register (if source of interrupt) or writing into the transmitter holding register
0	0	0	4	Modem status	Clear to send, data set ready, ring indicator, or data carrier detect	Reading the modem status register

line control register (LCR)

The system programmer controls the format of the asynchronous data communication exchange through the LCR. In addition, the programmer is able to retrieve, inspect, and modify the contents of the LCR; this eliminates the need for separate storage of the line characteristics in system memory. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character.
 These bits are encoded as shown in Table 5.

Table 5. Serial Character Word Length

Bit 1	Bit 0	Word Length
0	0	5 Bits
0	1	6 Bits
1	0	7 Bits
1	1	8 Bits

Bit 2: This bit specifies either one, one and one-half, or two stop bits in each transmitted character. When
bit 2 is cleared, one stop bit is generated in the data. When bit 2 is set, the number of stop bits generated
is dependent on the word length selected with bits 0 and 1. The receiver checks the first stop bit only,
regardless of the number of stop bits selected. The number of stop bits generated, in relation to word length
and bit 2, is shown in Table 6.

8961724 0101503 816



POST OFFICE BOX 655303 ● DALLAS, TEXAS 752

line control register (LCR) (continued)

Table 6. Number of Stop Bits Generated

Bit 2	Word Length Selected by Bits 1 and 2	Number of Stop Bits Generated	
0	Any word length	1	
1	5 bits	1 1/2	
1	6 bits	2	
1	7 bits	2	
1	8 bits	2	

- Bit 3: This bit is the parity enable bit. When bit 3 is set, a parity bit is generated in transmitted data between
 the last data word bit and the first stop bit. In received data, if bit 3 is set, parity is checked. When bit 3 is
 cleared, no parity is generated or checked.
- Bit 4: This bit is the even parity select bit. When parity is enabled (bit 3 is set) and bit 4 is set, even parity
 (an even number of logic 1s is in the data and parity bits) is selected. When parity is enabled (bit 3 is set)
 and bit 4 is clear, odd parity (an odd number of logic 1s) is selected.
- Bit 5: This is the stick parity bit. When bits 3, 4, and 5 are set, the parity bit is transmitted and checked as cleared. When bits 3 and 5 are set and bit 4 is cleared, the parity bit is transmitted and checked as set.
- Bit 6: This bit is the break control bit. Bit 6 is set to force a break condition, i.e, a condition where the serial
 output terminal (SOUT) is forced to the spacing (cleared) state. When bit 6 is cleared, the break condition
 is disabled. The break condition has no affect on the transmitter logic, it only affects the serial output.
- Bit 7: This bit is the divisor latch access bit (DLAB). Bit 7 must be set to access the divisor latches of the baud generator during a read or write. Bit 7 must be cleared during a read or write to access the receiver buffer, the THR, or the IER.

line status register (LSR)†

The LSR provides information to the CPU concerning the status of data transfers. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit is the data ready (DR) indicator for the receiver. Bit 0 is set whenever a complete incoming character has been received and transferred into the RBR and is cleared by reading the RBR.
- Bit 1[‡]: This bit is the overrun error (OE) indicator. When bit 1 is set, it indicates that before the character in the RBR was read, it was overwritten by the next character transferred into the register. The OE indicator is cleared every time the CPU reads the contents of the LSR.
- Bit 2[‡]: This bit is the parity error (PE) indicator. When bit 2 is set, it indicates that the parity of the received data character does not match the parity selected in the LCR (bit 4). The PE bit is cleared every time the CPU reads the contents of the LSR.
- Bit 3[‡]: This bit is the framing error (FE) indicator. When bit 3 is set, it indicates that the received character
 does not have a valid (set) stop bit. The FE bit is cleared every time the CPU reads the contents of the LSR.
- Bit4[‡]: This bit is the break interrupt (BI) indicator. When bit 4 is set, it indicates that the received data input
 was held clear for longer than a full-word transmission time. A full-word transmission time is defined as the
 total time of the start, data, parity, and stop bits. The BI bit is cleared every time the CPU reads the contents
 of the LSR.

[†] The line status register is intended for read operations only, writing to this register is not recommended outside of a factory testing environment. ‡ Bits 1 through 4 are the error conditions that produce a receiver line-status interrupt.



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

2-27

line status register (LSR)† (continued)

- Bit 5: This bit is the THRE indicator. Bit 5 is set when the THR is empty, indicating that the ACE is ready
 to accept a new character. If the THRE interrupt is enabled when the THRE bit is set, then an interrupt is
 generated. THRE is set when the contents of the THR are transferred to the transmitted shift register. This
 bit is cleared concurrent with the loading of the THR by the CPU.
- Bit 6: This bit is the transmitter empty (TEMT) indicator. Bit 6 is set when the THR and the transmitter shift register are both empty. When either the THR or the transmitter shift register contains a data character, the TEMT bit is cleared.
- Bit 7: This bit is always clear.

modem control register (MCR)


The MCR is an 8-bit register that controls an interface with a modem, data set, or peripheral device that is emulating a modem. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit (DTR) controls the data terminal ready (DTR) output. Setting bit 0 forces the DTR output to
 its active state (low). When bit 0 is clear, DTR goes high.
- Bit 1: This bit (RTS) controls the request to send (RTS) output in a manner identical to bit 0's control over the DTR output.
- Bit 2: This bit (OUT1) controls the output 1 (OUT1) signal, a user designated output signal, in a manner identical to bit 0's control over the DTR output.
- Bit 3: This bit (OUT2) controls the output 2 (OUT2) signal, a user designated output signal, in a manner identical to bit 0's control over the DTR output.
- Bit 4: This bit provides a local loopback feature for diagnostic testing of the ACE. When bit 4 is set, the following occurs:
 - The SOUT is asserted high.
 - 2. The SIN is disconnected.
 - 3. The output of the transmitter shift register is looped back into the RSR input.
 - 4. The four modem control inputs (CTS, DSR, DCD, and RI) are disconnected.
 - The four modem control outputs (DTR, RTS, OUT1, and OUT2) are internally connected to the four modem control inputs.
 - 6. The four modern control output terminals are forced to their inactive states (high).

In the diagnostic mode, data that is transmitted is immediately received. This allows the processor to verify the transmit and receive data paths to the ACE. The receiver and transmitter interrupts are fully operational. The modern control interrupts are also operational but the modern control interrupt sources are now the lower four bits of the MCR instead of the four modern control inputs. All interrupts are still controlled by the IER.

Bits 5 through 7: These bits are clear.

[†] The line status register is intended for read operations only; writing to this register is not recommended outside of a factory testing environment.





POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

2-28

PRINCIPLES OF OPERATION

modem status register (MSR)

The MSR is an 8-bit register that provides information about the current state of the control lines from the modem, data set, or peripheral device to the CPU. Additionally, four bits of this register provides change information; when a control input from the modem changes state the appropriate bit is set. All four bits are cleared when the CPU reads the MSR. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit is the delta clear to send (DCTS) indicator. Bit 0 indicates that the CTS input has changed states since the last time it was read by the CPU. When this bit is set and the modern status interrupt is enabled, a modern status interrupt is generated.
- Bit 1: This bit is the delta data set ready (DDSR) indicator. Bit 1 indicates that the DSR input has changed states since the last time it was read by the CPU. When this bit is set and the modern status interrupt is enabled, a modern status interrupt is generated.
- Bit 2: This bit is the trailing edge of ring indicator (TERI) detector. Bit 2 indicates that the RI input to the chip
 has changed from a low to a high state. When this bit is set and the modern status interrupt is enabled, a
 modern status interrupt is generated.
- Bit 3: This bit is the delta data carrier detect (DDCD) indicator. Bit 3 indicates that the DCD input to the chip
 has changed state since the last time it was read by the CPU. When this bit is set and the modern status
 interrupt is enabled, a modern status interrupt is generated.
- Bit 4: This bit is the complement of the clear to send (CTS) input. When bit 4 (loop) of the MCR is set, this
 bit is equivalent to the MCR bit 1 (RTS).
- Bit 5: This bit is the complement of the data set ready (DSR) input. When bit 4 (loop) of the MCR is set, this bit is equivalent to the MCR bit 0 (DTR).
- Bit 6: This bit is the complement of the ring indicator (RI) input. When bit 4 (loop) of the MCR is set, this bit is equivalent to the MCRs bit 2 (OUT1).
- Bit 7: This bit is the complement of the data carrier detect (DCD) input. When bit 4 (loop) of the MCR is set, this bit is equivalent to the MCRs bit 3 (OUT2).

programmable baud generator

The ACE contains a programmable baud generator that takes a clock input in the range between dc and 9 MHz and divides it by a divisor in the range between 1 and $(2^{16} - 1)$. The output frequency of the baud generator is sixteen times $(16\times)$ the baud rate. The formula for the divisor is:

divisor # = XTAL1 frequency input ÷ (desired baud rate × 16)

Two 8-bit registers, called divisor latches, store the divisor in a 16-bit binary format. These divisor latches must be loaded during initialization of the ACE in order to ensure desired operation of the baud generator. When either of the divisor latches is loaded, a 16-bit baud counter is also loaded to prevent long counts on initial load.

Tables 7 and 8 illustrate the use of the baud generator with crystal frequencies of 1.8432 MHz and 3.072 MHz, respectively. For baud rates of 38.4 kilobits per second and below, the error obtained is very small. The accuracy of the selected baud rate is dependent on the selected crystal frequency.

Refer to Figure 10 for examples of typical clock circuits.



2-29

Table 7. Baud Rates Using a 1.8432-MHz Crystal


DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL
50	2304	
75	1536	
110	1047	0.026
134.5	857	0.058
150	768	
300	384	
600	192	
1200	96	
1800	64	
2000	58	0.69
2400	48	
3600	32	
4800	24	
7200	16	
9600	12	
19200	6	
38400	3	
56000	2	2.86


Table 8. Baud Rates Using a 3.072-MHz Crystal

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL
50	3840	
75 ·	2560	
110	1745	0.026
134.5	1428	0.034
150	1280	
300	640	
600	320	
1200	160	
1800	107	0.312
2000	96	
2400	80	
3600	53	0.628
4800	40	
7200	27	1.23
9600	20	
19200	10	
38400	5	



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265





TYPICAL CRYSTAL OSCILLATOR NETWORK

CRYSTAL	Rp	RX2	C1	C2
3.1 MHz	1 ΜΩ	1 5 kΩ	10-30 pF	40-60 pF
1.8 MHz	1 ΜΩ	1.5 kΩ	10-30 pF	40-60 pF

Figure 10. Typical Clock Circuits



PRINCIPLES OF OPERATION

receiver buffer register (RBR)

The ACE receiver section consists of a receiver shift register and a RBR. Timing is supplied by the 16× receiver clock (RCLK). Receiver section control is a function of the ACE line control register.

The ACE receiver shift register receives serial data from the serial input (SIN) terminal. The receiver shift register then converts the data to a parallel form and loads it into the RBR. When a character is placed in the RBR and the received data available interrupt is enabled, an interrupt is generated. This interrupt is cleared when the data is read out of the RBR.

scratch register

The scratch register is an 8-bit register that is intended for programmer use as a scratchpad, in the sense that it temporarily holds programmer data without affecting any other ACE operation.

transmitter holding register (THR)

The ACE transmitter section consists of a THR and a transmitter shift register. Timing is supplied by the baud out (BAUDOUT) clock signal. Transmitter section control is a function of the ACE line control register.

The ACE THR receives data from the internal data bus and, when the shift register is idle, moves it into the transmitter shift register. The transmitter shift register serializes the data and outputs it at the serial output (SOUT). If the THR is empty and the transmitter holding register empty (THRE) interrupt is enabled, an interrupt is generated. This interrupt is cleared when a character is loaded into the register.



2-32

8961724 0101509 234 1