TDA4858

FEATURES

Concept features

- Full Horizontal (H) plus Vertical (V) autosync capability
- Completely DC controllable for analog and digital concepts
- Excellent geometry control functions [e.g. automatic correction of East-West (EW) parabola during adjustment of vertical size and vertical shift]
- Flexible Switched Mode Power Supply (SMPS) function block for feedback and feed forward converters
- X-ray protection
- Start-up and switch-off sequence for safe operation of all power components
- · Very good vertical linearity
- · Internal supply voltage stabilization
- · SDIP32 package.

Synchronization inputs

- Can handle all sync signals (horizontal, vertical, composite and sync-on-video)
- Combined output for video clamping, vertical blanking and protection blanking
- Start of video clamping pulses externally selectable.

Horizontal section

- Extremely low jitter
- Frequency locked loop for smooth catching of line frequency
- Simple frequency preset of f_{min} and f_{max} by external resistors
- DC controllable wide range linear picture position
- Soft start for horizontal driver.

Vertical section

- Vertical amplitude independent of frequency
- DC controllable picture height, picture position and S-correction
- Differential current outputs for DC coupling to vertical booster.

EW section

- Output for DC adjustable EW parabola
- DC controllable picture width and trapezium correction
- Optional tracking of EW parabola with line frequency
- Prepared for additional DC controls of vertical linearity, EW-corner, EW pin balance, EW parallelogram, vertical focus by extended application.

GENERAL DESCRIPTION

The TDA4858 is a high performance and efficient solution for autosync monitors. The concept is fully DC controllable and can be used in applications with a microcontroller and stand-alone in rock bottom solutions.

The TDA4858 provides synchronization processing, H + V synchronization with full autosync capability, and very short settling times after mode changes. External power components are given a great deal of protection. The IC generates the drive waveforms for DC-coupled vertical boosters such as TDA486x and TDA8351.

The TDA4858 provides extended functions e.g. as a flexible SMPS block and an extensive set of geometry control facilities, providing excellent picture quality.

Together with the Philips TDA488x video processor family a very advanced system solution is offered.

ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TDA4858	SDIP32	plastic shrink dual in-line package; 32 leads (400 mil)	SOT232-1

Economy Autosync Deflection Controller (EASDC)


TDA4858

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	supply voltage	9.2	_	16	٧
Icc	supply current	_	49	_	mA
ΔHPOS	horizontal shift adjustment range	-	±10.5	_	%
ΔVΑΜΡ	vertical size adjustment range	60	_	100	%
ΔVPOS	vertical shift adjustment range	_	±11.5	_	%
ΔVSCOR	vertical S-correction adjustment range	2	_	46	%
ΔV_{EWPAR}	EW parabola adjustment range	0.15	_	3.0	٧
ΔV_{EWWID}	horizontal size adjustment range	0.2	_	4.0	٧
ΔV_{EWTRP}	trapezium correction adjustment range	_	±0.5	_	٧
T _{amb}	operating ambient temperature	0	_	70	°C

TDA4858


BLOCK DIAGRAM



TDA4858

PINNING

SYMBOL	PIN	DESCRIPTION
HFLB	1	horizontal flyback input
XRAY	2	X-ray protection input
ВОР	3	B+ control OTA output;
		comparator input
BSENS	4	B+ control comparator input/output
BIN	5	B+ control OTA input
BDRV	6	B+ control driver output
HDRV	7	horizontal driver output
PGND	8	power ground
V_{CC}	9	supply voltage
CLSEL	10	selection input for horizontal clamping trigger
EWDRV	11	EW parabola output
VOUT2	12	vertical output 2 (ascending sawtooth)
VOUT1	13	vertical output 1 (descending sawtooth)
VSYNC	14	vertical synchronization input/output (TTL level)
HSYNC	15	horizontal/composite synchronization input (TTL level or sync-on-video)
CLBL	16	video clamping pulse/vertical blanking and protection output
VPOS	17	vertical shift input
VAMP	18	vertical size input
VSCOR	19	vertical S-correction input
EWTRP	20	EW trapezium correction input
EWPAR	21	EW parabola amplitude input
VAGC	22	external capacitor for vertical amplitude control
VREF	23	external resistor for vertical oscillator
VCAP	24	external capacitor for vertical oscillator
SGND	25	signal ground
HPLL1	26	external filter for PLL1
HBUF	27	buffered f/v voltage output
HREF	28	reference current for horizontal oscillator
HCAP	29	external capacitor for horizontal oscillator
HPOS	30	horizontal shift input
HPLL2		· ·
' ' ' LLE	31	external filter for PLL2/soft start



Economy Autosync Deflection Controller (EASDC)

TDA4858

FUNCTIONAL DESCRIPTION

Horizontal sync separator and polarity correction

HSYNC (pin 15) is the input for horizontal synchronization signals, which can be DC-coupled TTL signals (horizontal or composite sync) and AC-coupled negative-going video sync signals. Video syncs are clamped to 1.28 V and sliced at 1.4 V. This results in a fixed absolute slicing level of 120 mV related to sync top.

For DC-coupled TTL signals the input clamping current is limited. The slicing level for TTL signals is 1.4 V.

The separated sync signal (either video or TTL) is integrated on an internal capacitor to detect and normalize the sync polarity.

Normalized horizontal sync pulses are used as input signals for the vertical sync integrator, the PLL1 phase detector and the frequency-locked loop.

Vertical sync integrator

Normalized composite sync signals from HSYNC are integrated on an internal capacitor in order to extract vertical sync pulses. The integration time is dependent on the horizontal oscillator reference current at HREF (pin 28). The integrator output directly triggers the vertical oscillator. This signal is available at VSYNC (normally vertical sync input; pin 14), which is used as an output in this mode.

Vertical sync slicer and polarity correction

Vertical sync signals (TTL) applied to VSYNC (pin 14) are sliced at 1.4 V. The output signal of the sync slicer is integrated on an internal capacitor to detect and normalize the sync polarity.

If a composite sync signal is detected at HSYNC, VSYNC is used as output for the integrated vertical sync (e.g. for power saving applications).

Video clamping/vertical blanking generator

The video clamping/vertical blanking signal at CLBL (pin 16) is a two-level sandcastle pulse which is especially suitable for video ICs such as the TDA488x family, but also for direct applications in video output stages.

The upper level is the video clamping pulse, which is triggered by the trailing edge of the horizontal sync pulse. The width of the video clamping pulse is determined by an internal single-shot multivibrator.

CLSEL (pin 10) is the selection input for the position of the video clamping pulse. If CLSEL is connected to ground, the clamping pulse is triggered with the trailing edge of horizontal sync. For a clamping pulse which starts with the leading edge of horizontal sync, pin 10 must be connected to $V_{\rm CC}$.

The lower level of the sandcastle pulse is the vertical blanking pulse, which is derived directly from the internal oscillator waveform. It is started by the vertical sync and stopped with the start of the vertical scan. This results in optimum vertical blanking.

Blanking will be activated continuously, if one of the following conditions is true:

No horizontal flyback pulses at HFLB (pin 1)

X-ray protection is activated

Soft start of horizontal drive [voltage at HPLL2 (pin 31) is LOW]

Supply voltage at V_{CC} (pin 9) is low (see Fig.14)

PLL1 is unlocked while frequency-locked loop is in search mode.

Blanking will not be activated if the horizontal sync frequency is below the valid range or there are no sync pulses available.

Frequency-locked loop

The frequency-locked loop can lock the horizontal oscillator over a wide frequency range. This is achieved by a combined search and PLL operation. The frequency range is preset by two external resistors and the

recommended ratio is
$$\frac{f_{min}}{f_{max}} = \frac{1}{3.5}$$

Larger ranges are possible by extended applications.

Without a horizontal sync signal the oscillator will be free-running at f_{min}. Any change of sync conditions is detected by the internal coincidence detector. A deviation of more than 4% between horizontal sync and oscillator frequency switches the horizontal section into search mode. This means that PLL1 control currents are switched off immediately. Then the internal frequency detector starts tuning the oscillator. Very small DC currents at HPLL1 (pin 26) are used to perform this tuning with a well defined change rate. When coincidence between horizontal sync and oscillator frequency is detected, the search mode is replaced by a normal PLL operation.

Economy Autosync Deflection Controller (EASDC)

TDA4858

This operation ensures a smooth tuning and avoids fast changes of horizontal frequency during catching.

In this concept it is not allowed to load HPLL1. The frequency dependent voltage at this pin is fed internally to HBUF (pin 27) via a sample-and-hold and buffer stage. The sample-and-hold stage removes all disturbances caused by horizontal sync or composite vertical sync from the buffered voltage. An external resistor from HBUF to HREF defines the frequency range.

PLL1 phase detector

The phase detector is a standard type using switched current sources. It compares the middle of horizontal sync with a fixed point on the oscillator sawtooth voltage. The PLL1 loop filter is connected to HPLL1 (pin 26).

Horizontal oscillator

The horizontal oscillator is of the relaxation type and requires a capacitor of 10 nF at HCAP (pin 29). For optimum jitter performance the value of 10 nF must not be changed.

The maximum oscillator frequency is determined by a resistor from HREF to ground. A resistor from HREF to HBUF defines the frequency range.

The reference current at HREF also defines the integration time constant of the vertical sync integration.

Calculation of line frequency range

First the oscillator frequencies f_{min} and f_{max} have to be calculated. This is achieved by adding the spread of the relevant components to the highest and lowest sync frequencies $f_{S(min)}$ and $f_{S(max)}$. The oscillator is driven by the difference of the currents in R_{HREF} and R_{HBUF} . At the highest oscillator frequency R_{HBUF} does not contribute to the spread. The spread will increase towards lower frequencies due to the contribution of R_{HBUF} . It is also

dependent on the ratio
$$n_S = \frac{f_{S \text{ (max)}}}{f_{S \text{ (min)}}}$$

The following example is a 31.45 to 64 kHz application:

$$n_S = \frac{f_{S \text{ (max)}}}{f_{S \text{ (min)}}} = \frac{64 \text{ kHz}}{31.45 \text{ kHz}} = 2.04$$

Table 1 Calculation of total spread

spread of:	for f _{max}	for f _{min}
IC	3%	3%
C_{HCAP}	2%	2%
R_{HREF}	1%	_
R _{HREF} , R _{HBUF}	-	$1\% \times (2.3 \times n_S - 1)$
Total	6%	8.69%

Thus the typical frequency range of the oscillator in this example is:

$$f_{max} = f_{S(max)} \times 1.06 = 67.84 \text{ kHz}$$

$$f_{min} = \frac{f_{S(min)}}{1.087} = 28.93 \text{ kHz}$$

The resistors R_{HREF} and R_{HBUF} can be calculated with the following formulae:

$$R_{HREF} = \frac{74 \times kHz \times k\Omega}{f_{max}[kHz]} = 1.091 k\Omega$$

$$R_{HBUF} = \frac{R_{HREF} \times 1.18 \times n}{n-1} = 2.241 \text{ k}\Omega$$

Where:
$$n = \frac{f_{max}}{f_{min}} = 2.35$$

The spread of f_{min} increases with the frequency ratio

$$\frac{f_{S (max)}}{f_{S (min)}}$$

For higher ratios this spread can be reduced by using resistors with less tolerances.

Economy Autosync Deflection Controller (EASDC)

TDA4858

PLL2 phase detector

The PLL2 phase detector is similar to the PLL1 detector and compares the line flyback pulse at HFLB (pin 1) with the oscillator sawtooth voltage. The PLL2 detector thus compensates for the delay in the external horizontal deflection circuit by adjusting the phase of the HDRV (pin 7) output pulse.

The phase between horizontal flyback and horizontal sync can be controlled at HPOS (pin 30).

If HPLL2 is pulled to ground, horizontal output pulses, vertical output currents and B+ control driver pulses are inhibited. This means, HDRV (pin 7), BDRV (pin 6) VOUT1 (pin 13) and VOUT2 (pin 12) are floating in this state. PLL2 and the frequency-locked loop are disabled, and CLBL (pin 16) provides a continuous blanking signal.

This option can be used for soft start, protection and power-down modes. When the HPLL2 voltage is released again, an automatic soft start sequence will be performed (see Fig.15).

The soft start timing is determined by the filter capacitor at HPLL2 (pin 31), which is charged with an constant current during soft start. In the beginning the horizontal driver stage generates very small output pulses. The width of these pulses increases with the voltage at HPLL2 until the final duty factor is reached. At this point BDRV (pin 6), VOUT1 (pin 13) and VOUT2 (pin 12) are re-enabled. The voltage at HPLL2 continues to rise until PLL2 enters its normal operating range. The internal charge current is now disabled. Finally PLL2 and the frequency-locked loop are enabled, and the continuous blanking at CLBL is removed.

Horizontal phase adjustment

HPOS (pin 30) provides a linear adjustment of the relative phase between the horizontal sync and oscillator sawtooth. Once adjusted, the relative phase remains constant over the whole frequency range.

Application hint: HPOS is a current input, which provides an internal reference voltage while I_{HPOS} is in the specified adjustment current range. By grounding HPOS the symmetrical control range is forced to its centre value, therefore the phase between horizontal sync and horizontal drive pulse is only determined by PLL2.

Output stage for line drive pulses

An open-collector output stage allows direct drive of an inverting driver transistor because of a low saturation voltage of 0.3 V at 20 mA. To protect the line deflection transistor, the output stage is disabled (floating) for low supply voltage at V_{CC} (see Fig.14).

The duty factor of line drive pulses is slightly dependent on the actual line frequency. This ensures optimum drive conditions over the whole frequency range.

X-ray protection

The X-ray protection input XRAY (pin 2) provides a voltage detector with a precise threshold. If the input voltage at XRAY exceeds this threshold for a certain time, an internal latch switches the IC into protection mode. In this mode several pins are forced into defined states:

Horizontal output stage (HDRV) is floating

B+ control driver stage (BDRV) is floating

Vertical output stages (VOUT1 and VOUT2) are floating

CLBL provides a continuous blanking signal

The capacitor connected to HPLL2 (pin 31) is discharged.

To reset the latch and return to normal operation, V_{CC} has to be temporarily switched off.

Vertical oscillator and amplitude control

This stage is designed for fast stabilization of vertical amplitude after changes in sync frequency conditions. The free-running frequency $f_{\rm osc}(v)$ is determined by the resistor $R_{\rm VREF}$ connected to pin 23 and the capacitor $C_{\rm VCAP}$ connected to pin 24. The value of $R_{\rm VREF}$ is not only optimized for noise and linearity performance in the whole vertical and EW section, but also influences several internal references. Therefore the value of $R_{\rm VREF}$ must not be changed. Capacitor $C_{\rm VCAP}$ should be used to select the free-running frequency of the vertical oscillator in accordance with the following formula:

$$f_{osc(V)} = \frac{1}{10.8 \times R_{VREF} \times C_{VCAP}}$$

To achieve a stabilized amplitude the free-running frequency $f_{osc(V)}$, without adjustment, should be at least 10% lower than the minimum trigger frequency. The contributions shown in Table 2 can be assumed.

Economy Autosync Deflection Controller (EASDC)

TDA4858

Table 2 Calculation of fosc(V) total spread

Contributing elements	
Minimum frequency offset between fosc(V) and lowest trigger frequency	±10%
Spread of IC	±3%
Spread of R _{VREF}	±1%
Spread of C _{VCAP}	±5%
Total	19%

Result for 50 to 110 Hz application:

$$f_{osc(V)} = \frac{50 \text{ Hz}}{1.19} = 42 \text{ Hz}$$

Application hint: VAGC (pin 22) has a high input impedance during scan, thus the pin must not be loaded externally. Otherwise non-linearities in the vertical output currents may occur due to the changing charge current during scan.

Application hint: The full vertical sync range of 1: 2.5 can be made usable by incorporating an adjustment of the free-running frequency. Also the complete sync range can be shifted to higher frequencies (e.g. 70 to 160 Hz) by reducing the value of C_{VCAP} .

Adjustment of vertical size, vertical shift and S-correction

VPOS (pin 17) is the input for the DC adjustable vertical picture shift. This pin provides a phase shift at the sawtooth output VOUT1 and VOUT2 (pins 13 and 12) and the EW drive output EWDRV (pin 11) in such a way, that the whole picture moves vertically while maintaining the correct geometry.

The amplitude of the differential output currents at VOUT1 and VOUT2 can be adjusted via input VAMP (pin 18). This can be a combination of a DC adjustment and a dynamic waveform modulation.

VSCOR (pin 19) is used to adjust the amount of vertical S-correction in the output signal.

The adjustments for vertical size and vertical shift also affect the waveforms of the EW parabola and the vertical S-correction. The result of this interaction is that no readjustment of these parameters is necessary after an adjustment of vertical picture size or position.

Application hint: VPOS is a current input, which provides an internal reference voltage while I_{VPOS} is in the specified adjustment current range. By grounding VPOS (pin 17) the symmetrical control range is forced to its centre value.

Application hint: VSCOR is a current input at 5 V. Superimposed on this level is a very small positive-going vertical sawtooth, intended to modulate an external long-tailed transistor pair. This enables further optional DC controls of functions which are not directly accessible such as vertical tilt or vertical linearity (see Fig. 17).

EW parabola (including horizontal size and trapezium correction)

EWDRV (pin 11) provides a complete EW drive waveform. EW parabola amplitude, DC shift (horizontal size) and trapezium correction can be controlled via separate DC inputs.

EWPAR (pin 21) is used to adjust the parabola amplitude. This can be a combination of a DC adjustment and a dynamic waveform modulation.

The EW parabola amplitude also tracks with vertical picture size. The parabola waveform itself tracks with the adjustment for vertical picture shift (VPOS).

EWWID (pin 32) offers two modes of operation:

1. Mode 1

Horizontal size is DC controlled via EWWID (pin 32) and causes a DC shift at the EWDRV output. Also the complete waveform is multiplied internally by a signal proportional to the line frequency (which is detected via the current at HREF (pin 28). This mode is to be used for driving EW modulator stages which require a voltage proportional to the line frequency.

2. Mode 2

EWWID (pin 32) is grounded. Then EWDRV is no longer multiplied by the line frequency. The DC adjustment for horizontal size must be added to the input of the B+ control amplifier BIN (pin 5). This mode is to be used for driving EW modulators which require a voltage independent of the line frequency.

EWTRP (pin 20) is used to adjust the amount of trapezium correction in the EW drive waveform.

Application hint: EWTRP (pin 20) is a current input at 5 V. Superimposed on this level is a very small vertical parabola with positive tips, intended to modulate an external long-tailed transistor pair. This enables further optional DC controls of functions which are not directly accessible such as EW-corner, vertical focus or EW pin balance (see Fig.17).

Application hint: By grounding EWTRP (pin 20) the symmetrical control range is forced to its centre value.

Economy Autosync Deflection Controller (EASDC)

TDA4858

B+ control function block

The B+ control function block of the EASDC consists of an Operational Transconductance Amplifier (OTA), a voltage comparator, a flip-flop and a discharge circuit. This configuration allows easy applications for different B+ control concepts.

GENERAL DESCRIPTION

The non-inverting input of the OTA is connected internally to a high precision reference voltage. The inverting input is connected to BIN (pin 5). An internal clamping circuit limits the maximum positive output voltage of the OTA. The output itself is connected to BOP (pin 3) and to the inverting input of the voltage comparator.

The non-inverting input of the voltage comparator can be accessed via BSENS (pin 4).

B+ drive pulses are generated by an internal flip-flop and fed to BDRV (pin 6) via an open collector output stage. This flip-flop will be set at the rising edge of the signal at HDRV (pin 7). The falling edge of the output signal at BDRV has a defined delay of $t_{d(BDRV)}$ to the rising edge of the HDRV pulse. When the voltage at BSENS exceeds the voltage at BOP, the voltage comparator output resets the flip-flop, and therefore the open collector stage at BDRV is floating again.

An internal discharge circuit allows a well defined discharge of capacitors at BSENS. BDRV is active at a low level output voltage (see Figs 12 and 13), thus it requires an external inverting driver stage.

The B+ function block can be used for B+ deflection modulators in either of two modes:

Feedback mode (see Fig.12)

In this application the OTA is used as an error amplifier with a limited output voltage range. The flip-flop will be set at the rising edge of the signal at HDRV. A reset will be generated when the voltage at BSENS taken from the current sense resistor exceeds the voltage at BOP.

If no reset is generated within a line period, the rising edge of the next HDRV pulse forces the flip-flop to reset. The flip-flop is set immediately after the voltage at BSENS has dropped below the threshold voltage $V_{\text{RESTART(BSENS)}}$.

• Feed forward mode (see Fig.13)

This application uses an external RC combination at BSENS to provide a pulse width which is independent from the horizontal frequency. The capacitor is charged via an external resistor and discharged by the internal discharge circuit. For normal operation the discharge circuit is activated when the flip-flop is reset by the internal voltage comparator. Now the capacitor will be discharged with a constant current until the internally controlled stop level V_{STOP(BSENS)} is reached. This level will be maintained until the rising edge of the next HDRV pulse sets the flip-flop again and disables the discharge circuit.

If no reset is generated within a line period, the rising edge of the next HDRV pulse automatically starts the discharge sequence and resets the flip-flop (Fig.13). When the voltage at BSENS reaches the threshold voltage $V_{RESTART(BSENS)}$, the discharge circuit will be disabled automatically and the flip-flop will be set immediately. This behaviour allows a definition of the maximum duty cycle of the B+ control drive pulse by the relationship of charge current to discharge current.

Economy Autosync Deflection Controller (EASDC)

TDA4858

Supply voltage stabilizer, references and protection

The EASDC provides an internal supply voltage stabilizer for excellent stabilization of all internal references. An internal gap reference especially designed for low-noise is the reference for the internal horizontal and vertical supply voltages. All internal reference currents and drive current for the vertical output stage are derived from this voltage via external resistors.

A special protection mode has been implemented in order to protect the deflection stages and the picture tube during start-up, shut-down and fault conditions. This protection mode can be activated as shown in Table 3.

Table 3 Activation of protection mode

ACTIVATION	RESET
Low supply voltage at pin 9	increase supply voltage
X-ray protection XRAY (pin 2) triggered	remove supply voltage
HPLL2 (pin 31) pulled to ground	release pin 31

When protection mode is active, several pins of the ASDC are forced into a defined state:

HDRV (horizontal driver output) is floating BDRV (B+ control driver output) is floating VOUT1 and VOUT2 (vertical outputs) are floating CLBL provides a continuous blanking signal The capacitor at HPLL2 is discharged.

If the protection mode is activated via the supply voltage at pin 9, all these actions will be performed in a well defined sequence (see Fig.14). For activation via X-ray protection or HPLL2 all actions will occur simultaneously.

The return to normal operation is performed in accordance with the start-up sequence in Fig.14a, if the reset was caused by the supply voltage at pin 9. The first action with increasing supply voltage is the activation of continuous blanking at CLBL. When the threshold for activation of HDRV is passed, an internal current begins to charge the external capacitor at HPLL2 and a PLL2 soft start sequence is performed (see Fig.15). In the beginning of this phase the horizontal driver stage generates very small output pulses. The width of these pulses increases with the voltage at HPLL2 until the final duty cycle is reached. Then the PLL2 voltage passes the threshold for activation of BDRV, VOUT1 and VOUT2.

For activation of these pins not only the PLL2 voltage, but also the supply voltage must have passed the appropriate threshold. A last pair of thresholds has to be passed by PLL2 voltage **and** supply voltage before the continuous blanking is finally removed, and the operation of PLL2 and frequency-locked loop is enabled.

A return to the normal operation by releasing the voltage at HPLL2 will lead to a slightly different sequence. Here the activation of all functions is influenced only by the voltage at HPLL2 (see Fig.15).

Application hint: Internal discharge of the capacitor at HPLL2 will only be performed, if the protection mode was activated via the supply voltage or X-ray protection.

Economy Autosync Deflection Controller (EASDC)

TDA4858

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); all voltages measured with respect to ground.

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{CC}	supply voltage	-0.5	+16	V
V _{I(n)}	input voltages			
	BIN	-0.5	+6.0	V
	HSYNC, VPOS, VAMP, VSCOR, VREF, HREF and HPOS	-0.5	+6.5	V
	XRAY	-0.5	+8.0	V
	CLSEL	-0.5	+16	V
V _{O(n)}	output voltages			
	VOUT1 and VOUT2	-0.5	+6.5	V
	BDRV and HDRV	-0.5	+16	V
V _{I/O(n)}	input/output voltages			
	BOP and BSENS	-0.5	+6.0	V
	VSYNC	-0.5	+6.5	V
I _{HDRV}	horizontal driver output current	_	100	mA
I _{HFLB}	horizontal flyback input current	-10	+10	mA
I _{CLBL}	video clamping pulse/vertical blanking output current	_	-10	mA
I _{BOP}	B+ control OTA output current	_	1	mA
I _{BDRV}	B+ control driver output current	_	50	mA
I _{EWDRV}	EW driver output current	_	- 5	mA
T _{amb}	operating ambient temperature	0	70	°C
Tj	junction temperature	-	150	°C
T _{stg}	storage temperature	-55	+150	°C
V _{esd}	electrostatic discharge for all pins (note 1)			
	machine model	-400	+400	V
	human body model	-3000	+3000	V

Note

1. Machine model: 200 pF, 25 Ω , 2.5 μ H; human body model: 100 pF, 1500 Ω , 7.5 μ H.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	55	K/W

QUALITY SPECIFICATION

In accordance with "URF-4-2-59/601"; EMC emission/immunity test in accordance with "DIS 1000 4.6" (IEC 801.6)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{EMC}	emission test	note 1	-	1.5	I	mV
	immunity test	note 1	_	2.0	_	٧

Note

1. Tests are performed with application reference board. Tests with other boards will have different results.

Economy Autosync Deflection Controller (EASDC)

TDA4858

CHARACTERISTICS

V_{CC} = 12 V; T_{amb} = 25 °C; peripheral components in accordance with Fig.1; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Horizontal syn	c separator		•	•	•	•
INPUT CHARACTE	ERISTICS FOR DC-COUPLED TTL SIGN.	ALS [HSYNC (PIN 15)]				
V _{DC(HSYNC)}	sync input signal voltage		1.7	_	_	V
,	slicing voltage level		1.2	1.4	1.6	V
t _{r(HSYNC)}	rise time of sync pulse		10	_	500	ns
t _{f(HSYNC)}	fall time of sync pulse		10	_	500	ns
tw(HSYNC)	minimum width of sync pulse		0.7	_	_	μs
I _{DC(HSYNC)}	input current	V _{HSYNC} = 0.8 V	_	_	-200	μΑ
		V _{HSYNC} = 5.5 V	_	-	10	μΑ
INPUT CHARACTE	ERISTICS FOR AC-COUPLED VIDEO SIG	GNALS (SYNC-ON-VIDEO, NEG	ATIVE SYNC	POLARITY	′)	-
V _{AC(HSYNC)}	sync amplitude of video input signal voltage		_	300	_	mV
	slicing voltage level (measured from top sync)	source resistance $R_S = 50 \Omega$	90	120	150	mV
V _{clamp(HSYNC)}	top sync clamping voltage level		1.1	1.28	1.5	V
I _{C(HSYNC)}	charge current for coupling capacitor	V _{HSYNC} > V _{clamp(HSYNC)}	1.7	2.4	3.4	μΑ
t _{HSYNC(min)}	minimum width of sync pulse		0.7	_	_	μs
R _{S(max)}	maximum source resistance	duty factor = 7%	-	-	1500	Ω
r _{diff(HSYNC)}	differential input resistance	during sync	_	80	_	Ω
Automatic pola	arity correction for horizontal syr	nc				
t _{P (H)}	horizontal sync pulse width	f _H < 45 kHz	_	_	20	%
t _H	related to t _H	f _H > 45 kHz	_	-	25	%
t _{P(H)}	delay time for changing polarity		0.3	1-	1.8	ms
Vertical sync in	ntegrator		•	•	-	•
t _{int(V)}	integration time for generation of a vertical trigger pulse	f _H = 31.45 kHz; I _{HREF} = 1.052 mA	7	10	13	μs
		f _H = 64 kHz; I _{HREF} = 2.141 mA	3.9	5.7	6.5	μs
		f _H = 100 kHz; I _{HREF} = 3.345 mA	2.5	3.8	4.5	μs
Vertical sync s	licer (DC-coupled, TTL compatib	le) [VSYNC (pin 14)]				
V _{VSYNC}	sync input signal voltage		1.7	_	_	٧
	slicing voltage level		1.2	1.4	1.6	V
I _{VSYNC}	input current	0 V < V _{SYNC} < 5.5 V	_	_	±10	μΑ

Economy Autosync Deflection Controller (EASDC)

TDA4858

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VERTICAL SYNC	OUTPUT AT VSYNC (PIN 14) DURING	COMPOSITE SYNC AT HSYNO	C (PIN 15)	•	•	•
I _{VSYNC}	output current	during internal vertical sync	-0.7	-1.0	-1.35	mA
V _{VSYNC}	internal clamping voltage level	during internal vertical sync	4.4	4.8	5.2	V
	steepness of slopes		_	300	_	ns/mA
Automatic pola	arity correction for vertical sync					
t _{VSYNC(max)}	maximum width of vertical sync pulse		-	-	300	μs
t _{d(VPOL)}	delay for changing polarity		0.3	-	1.8	ms
Video clampin	g/vertical blanking output [CLBL	(pin 16)]	•	•	•	-
t _{clamp(CLBL)}	width of video clamping pulse	measured at V _{CLBL} = 3 V	0.6	0.7	0.8	μs
V _{clamp(CLBL)}	top voltage level of video clamping pulse		4.32	4.75	5.23	V
TC _{clamp}	temperature coefficient of V _{clamp(CLBL)}		-	+4	-	mV/K
	steepness of slopes for clamping pulse	$R_L = 1 \text{ M}\Omega; C_L = 20 \text{ pF}$	_	50	_	ns/V
V _{blank(CLBL)}	top voltage level of vertical blanking pulse	note 1	1.7	1.9	2.1	V
t _{blank(CLBL)}	width of vertical blanking pulse		240	300	360	μs
TC _{blank}	temperature coefficient of V _{blank(CLBL)}		_	+2	_	mV/K
V _{scan(CLBL)}	output voltage during vertical scan	I _{CLBL} = 0	0.59	0.63	0.67	V
TC _{scan}	temperature coefficient of V _{scan(CLBL)}		_	-2	_	mV/K
I _{sink(CLBL)}	internal sink current		2.4	_	_	mA
$I_{load(CLBL)}$	external load current		_	_	-3.0	mA
SELECTION OF L	EADING/TRAILING EDGE TRIGGER FOF	VIDEO CLAMPING PULSE				
V _{CLSEL}	voltage at CLSEL (pin 10) for trigger with leading edge of horizontal sync		7	_	V _{CC}	V
	voltage at CLSEL for trigger with trailing edge of horizontal sync		0	-	5	V
t _{d(clamp)}	delay between leading edge of horizontal sync and start of horizontal clamping pulse	V _{CLSEL} > 7 V	_	300	_	ns
	delay between trailing edge of horizontal sync and start of horizontal clamping pulse	V _{CLSEL} < 5 V	_	130	-	ns

Economy Autosync Deflection Controller (EASDC)

TDA4858

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{clamp(max)}	maximum duration of video	$V_{CLBL} = 3 \text{ V}; V_{CLSEL} > 7 \text{ V}$	_	_	0.15	μs
	clamping pulse after end of horizontal sync	V _{CLBL} = 3 V; V _{CLSEL} < 5 V	_	_	1.0	μs
I _{CLSEL}	input current	V _{CLSEL} < 5 V	_	_	-20	μΑ
		V _{CLSEL} > 7 V	_		±3	μΑ
PLL1 phase co	omparator and frequency-locked	loop [HPLL1 (pin 26) and	HBUF (pi	n 27)]		
t _{HSYNC(max)}	maximum width of horizontal	f _H < 45 kHz	_	_	20	%
	sync pulse (referenced to line period)	f _H > 45 kHz	_	_	25	%
t _{lock(HPLL1)}	total lock-in time of PLL1		_	40	80	ms
V _{HPLL1}	control voltage	notes 2 and 3				
V_{HBUF}	buffered f/v voltage at HBUF	f _{H(min)} ; note 4	_	5.6	_	٧
	(pin 27)	f _{H(max)} ; note 4	_	2.5	_	٧
I _{load(HBUF)}	maximum load current		_	_	-4.0	mA
ADJUSTMENT OF	HORIZONTAL PICTURE POSITION					
ΔHPOS	horizontal shift adjustment	I _{HSHIFT} = 0	_	-10.5	_	%
	range (referenced to horizontal period)	I _{HSHIFT} = -135 μA	_	+10.5	_	%
I _{HPOS}	input current	ΔHPOS = +10.5%	-110	-120	-135	μΑ
		ΔHPOS = -10.5%	_	0	_	μΑ
V _{ref(HPOS)}	reference voltage at input	note 5	_	5.1	_	٧
$V_{\text{off(HPOS)}}$	picture shift is centred if HPOS (pin 30) is forced to ground		0	-	0.1	V
Horizontal osc	illator [HCAP (pin 29) and HREF	(pin 28)]				
f _{H(0)}	free-running frequency without PLL1 action (for testing only)	$\begin{aligned} R_{HBUF} &= \infty; \\ R_{HREF} &= 2.4 \text{ k}\Omega; \\ C_{HCAP} &= 10 \text{ nF; note 3} \end{aligned}$	30.53	31.45	32.39	kHz
$\Delta f_{H(0)}$	spread of free-running frequency (excluding spread of external components)		_	_	±3.0	%
TC	temperature coefficient of free-running frequency		-100	0	+100	10 ⁻⁶ /K
f _{H(max)}	maximum oscillator frequency		_	_	130	kHz
V_{HREF}	voltage at input for reference current		2.43	2.55	2.68	V

Economy Autosync Deflection Controller (EASDC)

TDA4858

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
PLL2 phase de	etector [HFLB (pin 1) and HPLL2	(pin 31)]	<u>'</u>	•	•	
$\Delta \phi_{PLL2}$	PLL2 control (advance of	maximum advance	36	_	_	%
	horizontal drive with respect to middle of horizontal flyback)	minimum advance	_	7	_	%
t _{d(HFLB)} delay between middle of horizontal sync and middle of horizontal flyback		HPOS (pin 30) grounded	_	200	_	ns
V _{PROT(HPLL2)}	maximum voltage for PLL2 protection mode/soft start		_	4.4	-	V
I _{charge(HPLL2)}	charge current for external capacitor during soft start	V _{HPLL2} < 3.7 V	_	15	-	μΑ
HORIZONTAL FLY	BACK INPUT [HFLB (PIN 1)]				•	•
V_{HFLB}	positive clamping level	I _{HFLB} = 5 mA	_	5.5	_	V
	negative clamping level	I _{HFLB} = -1 mA	_	-0.75	_	V
I _{HFLB}	positive clamping current		_	_	6	mA
	negative clamping current		_	_	-2	mA
V_{HFLB}	slicing level		_	2.8	_	V
Output stage f	or line driver pulses [HDRV (pin			-		
OPEN COLLECTO	R OUTPUT STAGE					
V _{HDRV}	saturation voltage	I _{HDRV} = 20 mA	_	_	0.3	V
		I _{HDRV} = 60 mA	_	_	0.8	V
I _{leakage(HDRV)}	output leakage current	V _{HDRV} = 16 V	_	_	10	μΑ
AUTOMATIC VARI	ATION OF DUTY FACTOR			-	_	
t _{HDRV(OFF)} /t _H	relative t _{OFF} time of HDRV output; measured at	$I_{HDRV} = 20 \text{ mA};$ $f_{H} = 31.45 \text{ kHz}; \text{ see Fig.9}$	42	45	48	%
	V _{HDRV} = 3 V; HDRV duty factor is determined by the relation	I _{HDRV} = 20 m A ; f _H = 57 kHz; see Fig.9	45	46.3	47.7	%
	IHREF/IVREF	I _{HDRV} = 20 mA; f _H = 90 kHz; see Fig.9	46.6	48	49.4	%
X-ray protection	on [XRAY (pin 2)]				•	•
V _{XRAY}	slicing voltage level		6.14	6.38	6.64	V
t _{W(XRAY)}	minimum width of trigger pulse		10	_	_	μs
R _{I(XRAY)}	input resistance at XRAY	V _{XRAY} < 6.38 V + V _{BE}	500	Ī-	-	kΩ
•	(pin 2)	$V_{XRAY} > 6.38 \text{ V} + V_{BE}$	_	5	_	kΩ
V _{RESET(VCC)}	supply voltage for reset of X-ray latch		_	5.6	-	٧

Economy Autosync Deflection Controller (EASDC)

TDA4858

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Vertical oscilla	tor (oscillator frequency in appli	cation without adjustmen	nt of free-r	unning fr	equency	f _{v(o)})
f _V	free-running frequency	R_{VREF} = 22 k Ω ; C_{VCAP} = 100 nF	40	42	43.3	Hz
$f_{v(o)}$	vertical frequency catching range	constant amplitude; notes 6, 7 and 8	50	_	110	Hz
V_{VREF}	voltage at reference input for vertical oscillator		_	3.0	_	V
delay between trigger pulse and start of ramp at VCAP (pin 24) (width of vertical blanking pulse)			240	300	360	μs
I _{VAGC}	control currents of amplitude control		±120	±200	±300	μΑ
C _{VAGC}	external capacitor at VAGC (pin 22)		_	_	150	nF
Differential ver	tical current outputs					
ADJUSTMENT OF	VERTICAL SIZE (see Figs 3 to 8) [VA	MP (PIN 18)]				
ΔVΑΜΡ	vertical size adjustment range	I _{VAMP} = 0; note 9	<u> </u>	60	<u> </u>	%
	(referenced to nominal vertical size)	$I_{VAMP} = -135 \mu\text{A}$; note 9	_	100	_	%
I _{VAMP}	input current for maximum amplitude (100%)		-110	-120	-135	μΑ
	input current for minimum amplitude (60%)		_	0	_	μΑ
V _{ref(VAMP)}	reference voltage at input		_	5.0	_	٧
ADJUSTMENT OF	VERTICAL SHIFT (see Figs 3 to 8) [V	POS (PIN 17)]				
ΔVPOS	vertical shift adjustment range	$I_{VPOS} = -135 \mu A$; note 9	_	-11.5	_	%
	(referenced to 100% vertical size)	I _{VPOS} = 0; note 9	_	+11.5	_	%
I _{VPOS}	input current for maximum shift-up		-110	-120	-135	μΑ
	input current for maximum shift-down		_	0	_	μΑ
V _{ref(VPOS)}	reference voltage at input		_	5.0	_	V
V _{off(VPOS)} vertical shift is centred if VPOS (pin 17) is forced to ground			0	_	0.1	V

Economy Autosync Deflection Controller (EASDC)

TDA4858

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
ADJUSTMENT OF \	/ERTICAL S-CORRECTION (see Figs	3 to 8) [VSCOR (PIN 19)]		•	•	•
ΔVSCOR	vertical S-correction	I _{VSCOR} = 0; note 9	_	2	_	%
	adjustment range	$I_{VSCOR} = -135 \mu\text{A}$; note 9	_	46	_	%
I _{VSCOR}	input current for maximum S-correction		-110	-120	-135	μΑ
	input current for minimum S-correction		-	0	-	μΑ
δVSCOR	symmetry error of S-correction	maximum ∆VSCOR	_	<u> </u> _	±0.7	%
V _{ref(VSCOR)}	reference voltage at input		_	5.0	_	V
V _{SAWM(p-p)}	voltage amplitude of superimposed logarithmic sawtooth (peak-to-peak value)	note 10	_	_	145	mV
Vertical output s	stage [VOUT1 (pin 13) and VOU	T2 (pin 12)]		•	•	
$\Delta I_{VOUT(nom)}$	nominal differential output current (peak-to-peak value) (ΔlyouT = lyouT1 - lyouT2)	nominal settings; note 9	0.76	0.85	0.94	mA
$\Delta I_{VOUT(max)}$ maximum differential outpu current (peak value) $(\Delta I_{VOUT} = V_{VOUT1} - V_{VOUT2} $			0.47	0.52	0.57	mA
V _{VOUT1} , V _{VOUT2}	allowed voltage at outputs		0	Ī-	4.2	V
$\delta_{V(offset)}$	maximum offset error of vertical output currents	nominal settings; note 9	_	_	±2.5	%
$\delta_{V(lin)}$	maximum linearity error of vertical output currents	nominal settings; note 9	_	_	±1.5	%
EW drive output	<u> </u>		-			
EW DRIVE OUTPU	T STAGE [EWDRV (PIN 11)]					
V _{EWDRV}	bottom output voltage (internally stabilized)	V _{PAR(EWDRV)} = 0; V _{DC(EWDRV)} = 0; EWTRP centred	1.05	1.2	1.35	V
	maximum output voltage	note 11	7.0	1-	-	V
I _{EWDRV}	output load current		_	_	±2.0	mA
TC _{EWDRV} temperature coefficient of output signal			-	_	600	10 ⁻⁶ /K
ADJUSTMENT OF E	EW parabola amplitude (see Fig	s 3 to 8) [EWPAR (PIN 21)]				
V _{PAR(EWDRV)}	parabola amplitude	I _{EWPAR} = 0; note 9	_	0.05	_	V
		$I_{EWPAR} = -135 \mu A$; note 9	_	3	_	V
I _{EWPAR}	input current for maximum amplitude		-110	-120	-135	μΑ
	input current for minimum amplitude		_	0	_	μΑ
V _{ref(EWPAR)}	reference voltage at input		_	5.0	_	V

Economy Autosync Deflection Controller (EASDC)

TDA4858

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
ADJUSTMENT OF	HORIZONTAL SIZE (see Figs 3 to 8)	[EWWID (PIN 32)]		•	•	
V _{DC(EWDRV)}	EW parabola DC voltage shift	$I_{EWWID} = -135 \mu A$; note 9	_	0.1	_	V
, ,		I _{EWWID} = 0; note 9	_	4.2	_	V
I _{EWWID}	input current for maximum DC shift		_	0	_	μΑ
	input current for minimum DC shift		-110	-120	-135	μΑ
V _{ref(EWWID)}	reference voltage at input		_	5.0	_	V
ADJUSTMENT OF	TRAPEZIUM CORRECTION (see Figs	3 to 8) [EWTRP (PIN 20)]				
V _{TRP(EWTRP)}	trapezium correction voltage	I _{EWTRP} = 0; note 9	_	-0.5	_	V
		$I_{EWTRP} = -135 \mu\text{A}$; note 9	_	+0.5	_	V
I _{EWTRP}	input current for maximum positive trapezium correction		-110	-120	-135	μΑ
	input current for maximum negative trapezium correction		_	0	_	μΑ
V _{ref(EWTRP)}	reference voltage at input		_	5.0	_	V
V _{off(EWTRP)}	trapezium correction is centred if EWTRP (pin 20) is forced to ground		0	_	0.1	V
V _{PARM(p-p)}	amplitude of superimposed logarithmic parabola (peak-to-peak value)	note 12	_	-	145	mV
TRACKING OF E	WDRV OUTPUT SIGNAL WITH f _H PROP	ORTIONAL VOLTAGE	•			
f _{H(MULTI)}	f _H range for tracking		24	_	80	kHz
V _{PAR} (EWDRV)	parabola amplitude at EWDRV (pin 11)	I _{HREF} = 1.052 mA; f _H = 31.45 kHz; note 13	1.3	1.45	1.6	٧
		I _{HREF} = 2.341 mA; f _H = 70 kHz; note 13	2.7	3.0	3.3	٧
		function disabled; note 13	2.7	3.0	3.3	V
δV_{EWDRV}	linearity error of f _H tracking		_	_	8	%
V_{EWWID}	voltage range to inhibit tracking		0	-	0.1	٧

Economy Autosync Deflection Controller (EASDC)

TDA4858

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
B+ control secti	on (see Figs 12 and 13)		•	•	•	•
TRANSCONDUCTAN	NCE AMPLIFIER [BIN (PIN 5) AND BO	OP (PIN 3)]				
V _{BIN}	input voltage		0	-	5.25	V
I _{BIN(max)}	maximum input current		_	_	±1	μΑ
V _{ref(int)}	V _{ref(int)} reference voltage at internal non-inverting input of OTA		2.37	2.5	2.58	V
V _{BOP(min)}	minimum output voltage		-	0.4	_	V
V _{BOP(max)}	maximum output voltage	I _{BOP} < 1 mA	5.0	5.3	5.6	V
BOP(max) maximum output current			_	±500	_	μΑ
g	transconductance of OTA	note 14	30	50	70	mS
G _{open}	open open-loop gain note 15		_	86	_	dB
C _{BOP}	minimum value of capacitor at BOP (pin 3)		4.7	_	_	nF
VOLTAGE COMPAR	ATOR [BSENS (PIN 4)]			•		
V _{BSENS}	voltage range of positive comparator input		0	_	5	V
V _{BOP} voltage range of negative comparator input			0	_	5	V
I _{BSENS}	maximum leakage current	discharge disabled	_	_	-2	μΑ
OPEN COLLECTOR	OUTPUT STAGE [BDRV (PIN 6)]		•	•	•	
I _{BDRV(max)}	maximum output current		20	_	_	mA
I _{leakage(BDRV)}	output leakage current	V _{BDRV} = 16 V	_	_	3	μΑ
V _{sat(BDRV)}	saturation voltage	I _{BDRV} < 20 mA	_	_	300	mV
t _{off(min)}	minimum off-time		_	250	_	ns
t _{d(BDRV)}	delay between BDRV pulse and HDRV pulse (rising edges)	measured at V _{HDRV} , V _{BDRV} = 3 V	-	500	-	ns
BSENS DISCHARG	GE CIRCUIT			•	•	
V _{STOP(BSENS)}	discharge stop level	capacitive load; I _{BSENS} = 0.5 mA	0.85	1.0	1.15	V
I _{DISC(BSENS)}	discharge current	V _{BSENS} > 2.5 V	4.5	6.0	7.5	mA
V _{RESTART(BSENS)}	threshold voltage for restart	fault condition	1.2	1.3	1.4	V
C _{BSENS} minimum value of capacitor at BSENS (pin 4)			2	-	-	nF
Internal reference	ce, supply voltage and protection	on	'	•	•	•
V _{STAB(VCC)}	external supply voltage for complete stabilization of all internal references		9.2	-	16	V
I _{VCC}	supply current		_	49	_	mA
PSRR	power supply rejection ratio of internal supply voltage	f = 1 kHz	50	-	-	dB

Economy Autosync Deflection Controller (EASDC)

TDA4858

Notes to the characteristics


- 1. Continuous blanking at CLBL (pin 16) will be activated, if one of the following conditions is true:
 - a) No horizontal flyback pulses at HFLB (pin 1) within a line
 - b) X-ray protection is triggered
 - c) Voltage at HPLL2 (pin 31) is low (for soft start of horizontal drive)
 - d) Supply voltage at V_{CC} (pin 9) is low
 - e) PLL1 unlocked while frequency-locked loop is in search mode.
- 2. Loading of HPLL1 (pin 26) is not allowed.
- 3. Oscillator frequency is f_{min} when no sync input signal is present (no continuous blanking at pin 16).
- 4. Voltage at HPLL1 (pin 26) is fed to HBUF (pin 27) via a buffer. Disturbances caused by horizontal sync are removed by an internal sample-and-hold circuit.
- 5. Input resistance at HPOS (pin 30): $R_{HPOS} = \frac{kT}{q} \times \frac{1}{I_{HPOS}}$
- 6. Full vertical sync range with constant amplitude ($f_{V(min)}$: $f_{V(max)} = 1$: 2.5) can be made usable by choosing an application with adjustment of free-running frequency.
- 7. If higher vertical frequencies are required, sync range can be shifted by using a smaller capacitor at VCAP (pin 24).
- 8. Value of resistor at VREF (pin 23) may not be changed.
- 9. All vertical and EW adjustments are specified at nominal vertical settings, which means:
 - a) $\Delta VAMP = 100\% (I_{VAMP} = 135 \mu A)$
 - b) ΔVSCOR = 0 (pin 19 open-circuit)
 - c) Δ VPOS centred (pin 17 forced to ground)
 - d) $f_H = 70 \text{ kHz}$.
- 10. The superimposed logarithmic sawtooth at VSCOR (pin 19) tracks with VPOS, but not with VAMP settings.

The superimposed waveform is described by $\frac{kT}{q} \times \ln \frac{1-d}{1+d}$ with 'd' being the modulation depth of a sawtooth from

- $-\frac{5}{6}$ to $+\frac{5}{6}$. A linear sawtooth with the same modulation depth can be recovered in an external long-tailed pair (see Fig.17).
- 11. The output signal at EWDRV (pin 11) may consist of parabola + DC shift + trapezium correction. These adjustments have to be carried out in a correct relationship to each other in order to avoid clipping due to the limited output voltage range at EWDRV.
- 12. The superimposed logarithmic parabola at EWTRP (pin 20) tracks with VPOS, but **not** with VAMP settings (see Fig.17).
- 13. If f_H tracking is enabled, the amplitude of the complete EWDRV output signal (parabola + DC shift + trapezium) will be changed proportional to I_{HREF}. The EWDRV low level of 1.2 V remains fixed.
- 14. First pole of transconductance amplifier is 5 MHz without external capacitor (will become the second pole, if the OTA operates as an integrator).
- 15. Open-loop gain is $\frac{V_{BOP}}{V_{BIN}}$ at f = 0 with no resistive load and C_{BOP} = 4.7 nF [from BOP (pin 3) to GND].

TDA4858


Vertical and EW adjustments




(1) Δl_1 is the maximum amplitude setting at VAMP (pin 18); VPOS centred and VSCOR = 0%.

$$\Delta VAMP = \frac{\Delta I_2}{\Delta I_1} \times 100\%$$

Fig.3 I_{VOUT1} and I_{VOUT2} as functions of time.






(1) ΔI_1 is VPOS adjustment centred; maximum amplitude setting at VAMP (pin 18).


$$\Delta VPOS = \frac{\Delta I_2 - \Delta I_1}{2 \times \Delta I_1} \times 100\%$$

Fig.5 I_{VOUT1} and I_{VOUT2} as functions of time.



Economy Autosync Deflection Controller (EASDC)


TDA4858



(1) ΔI_1 is VSCOR = 0%; maximum amplitude setting at VAMP (pin 18).

$$\Delta VSCOR = \frac{\Delta I_1 - \Delta I_2}{\Delta I_1} \times 100\%$$


Fig.7 I_{VOUT1} and I_{VOUT2} as functions of time.




Economy Autosync Deflection Controller (EASDC)

TDA4858

Pulse diagrams




TDA4858



Economy Autosync Deflection Controller (EASDC)


TDA4858



Economy Autosync Deflection Controller (EASDC)


TDA4858

APPLICATION INFORMATION



For f < 50 kHz and C2 < 47 nF calculation formulas and behaviour of the OTA are the same as for an OP. An exception is the limited output current at BOP (pin 3). See Chapter "Characteristics", sub heading "B+ control section (see Figs 12 and 13)".

a. Feedback mode application.




b. Waveforms for normal operation.

c. Waveforms for fault condition.


Fig.12 Application and timing for feedback mode.

TDA4858




TDA4858

Start-up and shut-down sequence



(1) See Fig 15 for PLL2 soft start.

a. Start-up sequence.




b. Shut-down sequence.

Fig.14 Start-up sequence and shut-down sequence.

Economy Autosync Deflection Controller (EASDC)

TDA4858


PLL2 soft start sequence




Economy Autosync Deflection Controller (EASDC)

TDA4858

Vertical linearity error




Usage of superimposed waveforms



Economy Autosync Deflection Controller (EASDC)

TDA4858

Printed-circuit board layout



Economy Autosync Deflection Controller (EASDC)

TDA4858

INTERNAL CIRCUITRY

Table 4 Internal circuitry of Fig.1

PIN	SYMBOL	INTERNAL CIRCUIT
1	HFLB	1.5 kΩ 1.7 x MBG561
2	XRAY	2 5 kΩ 6.25 V MBG562
3	ВОР	3 MBG563

TDA4858

PIN	SYMBOL	INTERNAL CIRCUIT
4	BSENS	4 MBG564
5	BIN	5 MBG565
6	BDRV	(6) MBG5566
7	HDRV	7 MBG567
8	PGND	power ground, connected to substrate
9	V _{CC}	9 MBG568
10	CLSEL	V _{CC} 6.25 V MHA923

Economy Autosync Deflection Controller (EASDC)

TDA4858

PIN	SYMBOL	INTERNAL CIRCUIT
11	EWDRV	108 Ω 108 Ω MBG570
12	VOUT2	12 MBG571
13	VOUT1	13 MBG572
14	VSYNC	100 Ω 7.3 V MBG573

Economy Autosync Deflection Controller (EASDC)

TDA4858

PIN	SYMBOL	INTERNAL CIRCUIT
15	HSYNC	1.28 V 1.28 V 1.4 V MBG574
16	CLBL	16 MBG575
17	VPOS	7.2 kΩ 2 V _{BE} 5 V 1 kΩ MBG576
18	VAMP	18 5 V

TDA4858

PIN	SYMBOL	INTERNAL CIRCUIT
19	VSCOR	19 5 V
20	EWTRP	2 V _{BE} 5 V
21	EWPAR	(21) 1 KΩ MBG580
22	VAGC	222 MBG581

Economy Autosync Deflection Controller (EASDC)

TDA4858

PIN	SYMBOL	INTERNAL CIRCUIT
23	VREF	23 - 3 V MBG582
24	VCAP	24 MBG583
25	SGND	signal ground
26	HPLL1	26 5.5 V MBG569
27	HBUF	(27) MBG584

Economy Autosync Deflection Controller (EASDC)

TDA4858


PIN	SYMBOL	INTERNAL CIRCUIT
28	HREF	
29	HCAP	76 Ω 2.525 V
30	HPOS	1.7 V 7.7 V 30 4.3 V


Economy Autosync Deflection Controller (EASDC)

TDA4858

PIN	SYMBOL	INTERNAL CIRCUIT
31	HPLL2	7.7 V 31 HFLB MBGS87
32	EWWID	7.2 kΩ 2 VBE 5 V 1 kΩ MBG588

Electrostatic discharge (ESD) protection






TDA4858

PACKAGE OUTLINE

SDIP32: plastic shrink dual in-line package; 32 leads (400 mil)

SOT232-1



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.7	0.51	3.8	1.3 0.8	0.53 0.40	0.32 0.23	29.4 28.5	9.1 8.7	1.778	10.16	3.2 2.8	10.7 10.2	12.2 10.5	0.18	1.6

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUEDATE
SOT232-1						92-11-17 95-02-04

Economy Autosync Deflection Controller (EASDC)

TDA4858

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.