TDA4853; TDA4854

#### **FEATURES**

#### Concept features

- Full horizontal plus vertical autosync capability; TV and VCR mode included
- Extended horizontal frequency range from 15 to 130 kHz
- Comprehensive set of I<sup>2</sup>C-bus driven geometry adjustments and functions, including standby mode
- · Very good vertical linearity
- · Moire cancellation
- Start-up and switch-off sequence for safe operation of all power components
- X-ray protection
- Flexible switched mode B+ supply function block for feedback and feed forward converter
- · Internally stabilized voltage reference
- Drive signal for focus amplifiers with combined horizontal and vertical parabola waveforms (TDA4854)
- DC controllable inputs for Extremely High Tension (EHT) compensation
- SDIP32 package.

#### Synchronization

- Can handle all sync signals (horizontal, vertical, composite and sync-on-video)
- Output for video clamping (leading/trailing edge selectable by I<sup>2</sup>C-bus), vertical blanking and protection blanking
- Output for fast unlock status of horizontal synchronization and blanking on grid 1 of picture tube.

#### **Horizontal section**

- I<sup>2</sup>C-bus controllable wide range linear picture position, pin unbalance and parallelogram correction via horizontal phase
- Frequency-locked loop for smooth catching of horizontal frequency
- TV mode at 15.625 or 15.750 kHz selectable by I<sup>2</sup>C-bus
- Simple frequency preset of f<sub>min</sub> and f<sub>max</sub> by external resistors
- Low jitter
- · Soft start for horizontal and B+ control drive signals.



#### Vertical section

- I<sup>2</sup>C-bus controllable vertical picture size, picture position, linearity (S-correction) and linearity balance
- Output for I<sup>2</sup>C-bus controllable vertical sawtooth and parabola (for pin unbalance and parallelogram)
- · Vertical picture size independent of frequency
- Differential current outputs for DC coupling to vertical booster
- 50 to 160 Hz vertical autosync range.

#### East-West (EW) section

- I<sup>2</sup>C-bus controllable output for horizontal pincushion, horizontal size, corner and trapezium correction
- Optional tracking of EW drive waveform with line frequency selectable by I<sup>2</sup>C-bus.

#### Focus section of TDA4854

- I<sup>2</sup>C-bus controllable output for horizontal and vertical parabolas
- Vertical parabola is independent of frequency and tracks with vertical adjustments
- · Horizontal parabola independent of frequency
- · Pre-correction of delay in focus output stage.

TDA4853; TDA4854

#### **GENERAL DESCRIPTION**

The TDA4854 is a high performance and efficient solution for autosync monitors. All functions are controllable by I<sup>2</sup>C-bus.

The TDA4854 provides synchronization processing, horizontal and vertical synchronization with full autosync capability, a TV/VCR mode and very short settling times after mode changes. External power components are given a great deal of protection. The IC generates the drive waveforms for DC-coupled vertical boosters such as the TDA486x and TDA835x.

The TDA4854 provides extended functions e.g. as a flexible B+ control, an extensive set of geometry control facilities, and a combined output for horizontal and vertical focus signals.

The TDA4853 is an economy version of the TDA4854, especially designed for use in 14" and 15" monitors with combined EHT generation. It provides the same features as the TDA4854 except for the dynamic focus block.

Together with the I<sup>2</sup>C-bus driven Philips TDA488x video processor family, a very advanced system solution is offered.

#### **QUICK REFERENCE DATA**


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	supply voltage	9.2		16	V
Icc	supply current	-	70	_	mA
I <sub>CC(stb)</sub>	supply current during standby mode	_	9	-	mA
VSIZE	vertical size	60	-	100	%
VGA	VGA overscan for vertical size	-	16.8	-	%
VPOS	vertical position	-	±11.5	-	%
VLIN	vertical linearity (S-correction)	-2	-	-46	%
VLINBAL	vertical linearity balance	Ī-	±2.5	-	%
V <sub>HSIZE</sub>	horizontal size voltage	0.13	-	3.6	V
V <sub>HPIN</sub>	horizontal pincushion voltage (EW parabola)	0.04	-	1.42	V
V <sub>HEHT</sub>	horizontal size modulation voltage	0.02	-	0.69	V
V <sub>HTRAP</sub>	horizontal trapezium correction voltage	<u> </u> -	±0.33	_	V
V <sub>HCOR</sub>	horizontal corner correction voltage	-0.64	-	+0.08	٧
HPOS	horizontal position		±13	_	%
HPARAL	horizontal parallelogram	<b>–</b>	±1		%
HPINBAL	EW pin unbalance	_	±1	-	%
T <sub>amb</sub>	operating ambient temperature	-20	-	+70	°C

#### ORDERING INFORMATION


TYPE	TYPE PACKAGE			
NUMBER	NUMBER NAME DESCRIPTION		VERSION	
TDA4853	SDIP32	plastic shrink dual in-line package; 32 leads (400 mil)	SOT232-1	
TDA4854	SDIP32	plastic shrink dual in-line package; 32 leads (400 mil)	SOT232-1	

TDA4853; TDA4854

#### **BLOCK DIAGRAMS**



1999 Jul 13



TDA4853; TDA4854


#### **PINNING**

SYMBOL	PIN	DESCRIPTION
HFLB	1	horizontal flyback input
XRAY	2	X-ray protection input
BOP	3	B+ control OTA output
BSENS	4	B+ control comparator input
BIN	5	B+ control OTA input
BDRV	6	B+ control driver output
PGND	7	power ground
HDRV	8	horizontal driver output
XSEL	9	select input for X-ray reset
V <sub>CC</sub>	10	supply voltage
EWDRV	11	EW waveform output
VOUT2	12	vertical output 2 (ascending sawtooth)
VOUT1	13	vertical output 1 (descending sawtooth)
VSYNC	14	vertical synchronization input
HSYNC	15	horizontal/composite synchronization input
CLBL	16	video clamping pulse/vertical blanking output
HUNLOCK	17	horizontal synchronization unlock/protection/vertical blanking output
SCL	18	I <sup>2</sup> C-bus clock input
SDA	19	I <sup>2</sup> C-bus data input/output
ASCOR	20	output for asymmetric EW corrections
VSMOD	21	input for EHT compensation (via vertical size)
VAGC	22	external capacitor for vertical amplitude control
VREF	23	external resistor for vertical oscillator
VCAP	24	external capacitor for vertical oscillator
SGND	25	signal ground
HPLL1	26	external filter for PLL1
HBUF	27	buffered f/v voltage output
HREF	28	reference current for horizontal oscillator
HCAP	29	external capacitor for horizontal oscillator
HPLL2	30	external filter for PLL2/soft start
HSMOD	31	input for EHT compensation (via horizontal size)
i.c.	32	internally connected; note 1: TDA4853
FOCUS	32	output for horizontal and vertical focus: TDA4854

#### Note

1. External connections to this pin are not allowed.

TDA4853; TDA4854



#### 32 FOCUS HFLB 1 XRAY 31 HSMOD BOP 3 30 HPLL2 BSENS 29 HCAP BIN 28 HREF BDRV 6 27 HBUF PGND 7 26 HPLL1 HDRV 8 25 SGND TDA4854 XSEL 9 24 VCAP VCC 10 23 VREF EWDRV 11 22 VAGC VOUT2 12 21 VSMOD VOUT1 13 20 ASCOR 19 SDA VSYNC 14 18 SCL HSYNC 15 17 HUNLOCK CLBL 16 Fig.4 Pin configuration for TDA4854.

#### **FUNCTIONAL DESCRIPTION**

#### Horizontal sync separator and polarity correction

HSYNC (pin 15) is the input for horizontal synchronization signals, which can be DC-coupled TTL signals (horizontal or composite sync) and AC-coupled negative-going video sync signals. Video syncs are clamped to 1.28 V and sliced at 1.4 V. This results in a fixed absolute slicing level of 120 mV related to top sync.

For DC-coupled TTL signals the input clamping current is limited. The slicing level for TTL signals is 1.4  $\rm V$ .

The separated sync signal (either video or TTL) is integrated on an internal capacitor to detect and normalize the sync polarity.

Normalized horizontal sync pulses are used as input signals for the vertical sync integrator, the PLL1 phase detector and the frequency-locked loop.

The presence of equalization pulses is allowed for correct function of the PLL1 phase detector only in TV mode.

#### Vertical sync integrator

Normalized composite sync signals from HSYNC are integrated on an internal capacitor in order to extract vertical sync pulses. The integration time is dependent on the horizontal oscillator reference current at HREF (pin 28). The integrator output directly triggers the vertical oscillator.

#### Vertical sync slicer and polarity correction

Vertical sync signals (TTL) applied to VSYNC (pin 14) are sliced at 1.4 V. The output signal of the sync slicer is integrated on an internal capacitor to detect and normalize the sync polarity. The output signals of vertical sync integrator and sync normalizer are disjuncted before they are fed to the vertical oscillator.

TDA4853; TDA4854

#### Video clamping/vertical blanking generator

The video clamping/vertical blanking signal at CLBL (pin 16) is a two-level sandcastle pulse which is especially suitable for video ICs such as the TDA488x family, but also for direct applications in video output stages.

The upper level is the video clamping pulse, which is triggered by the horizontal sync pulse. Either the leading or trailing edge can be selected by setting control bit CLAMP via the I<sup>2</sup>C-bus. The width of the video clamping pulse is determined by an internal single-shot multivibrator.

The lower level of the sandcastle pulse is the vertical blanking pulse, which is derived directly from the internal oscillator waveform. It is started by the vertical sync and stopped with the start of the vertical scan. This results in optimum vertical blanking. Two different vertical blanking times are accessible, by control bit VBLK, via the I<sup>2</sup>C-bus.

Blanking will be activated continuously if one of the following conditions is true:

Soft start of horizontal and B+ drive [voltage at HPLL2 (pin 30) pulled down externally or by the I<sup>2</sup>C-bus]

PLL1 is unlocked while frequency-locked loop is in search mode or if horizontal sync pulses are absent

No horizontal flyback pulses at HFLB (pin 1)

X-ray protection is activated

Supply voltage at V<sub>CC</sub> (pin 10) is low (see Fig.25).

Horizontal unlock blanking can be switched off, by control bit BLKDIS, via the I<sup>2</sup>C-bus while vertical blanking and protection blanking is maintained.

#### Frequency-locked loop

The frequency-locked loop can lock the horizontal oscillator over a wide frequency range. This is achieved by a combined search and PLL operation. The frequency range is preset by two external resistors and the

recommended maximum ratio is  $\frac{f_{max}}{f_{min}} = \frac{6.5}{1}$ 

This can, for instance, be a range from 15.625 to 90 kHz with all tolerances included.

Without a horizontal sync signal the oscillator will be free-running at  $f_{min}$ . Any change of sync conditions is detected by the internal coincidence detector. A deviation of more than 4% between horizontal sync and oscillator frequency will switch the horizontal section into search mode. This means that PLL1 control currents are switched off immediately.

The internal frequency detector then starts tuning the oscillator. Very small DC currents at HPLL1 (pin 26) are used to perform this tuning with a well defined change rate. When coincidence between horizontal sync and oscillator frequency is detected, the search mode is first replaced by a soft-lock mode which lasts for the first part of the next vertical period. The soft-lock mode is then replaced by a normal PLL operation. This operation ensures smooth tuning and avoids fast changes of horizontal frequency during catching.

In this concept it is not allowed to load HPLL1. The frequency dependent voltage at this pin is fed internally to HBUF (pin 27) via a sample-and-hold and buffer stage. The sample-and-hold stage removes all disturbances caused by horizontal sync or composite vertical sync from the buffered voltage. An external resistor connected between pins HBUF and HREF defines the frequency range.

#### Out-of-lock indication (pin HUNLOCK)

Pin HUNLOCK is floating during search mode if no sync pulses are applied, or if a protection condition is true. All this can be detected by the microcontroller if a pull-up resistor is connected to its own supply voltage.

For an additional fast vertical blanking at grid 1 of the picture tube a 1 V signal referenced to ground is available at this output. The continuous protection blanking (see Section "Video clamping/vertical blanking generator") is also available at this pin. Horizontal unlock blanking can be switched off, by control bit BLKDIS via the I<sup>2</sup>C-bus while vertical blanking is maintained.

#### TV mode

In applications with TV signals the standard frequency-to-voltage converter operation will be disturbed by equalizing sync pulses and phase jumps occurring in VCR signals. To avoid this, a TV mode has been implemented. It can be accessed by choosing the horizontal TV sync frequencies of 15.625 or 15.75 kHz as the minimum frequency for the horizontal oscillator. Applying TV signals will cause the frequency-to-voltage converter to scan down to this frequency in normal operation. If the control bit TVMOD is sent by the I2C-bus, the HBUF output is clamped to 2.5 V and an internally defined PLL1 control range of ±10% is established. To return to standard operation of the frequency-to-voltage converter the bit TVMOD has to be reset. For an optimal operation with VCR signals the RC combination at pin HPLL1 has to be switched externally.

TDA4853; TDA4854

#### Horizontal oscillator

The horizontal oscillator is of the relaxation type and requires a capacitor of 10 nF to be connected at HCAP (pin 29). For optimum jitter performance the value of 10 nF must not be changed.

The minimum oscillator frequency is determined by a resistor connected between pin HREF and ground. A resistor connected between pins HREF and HBUF defines the frequency range.

The reference current at pin HREF also defines the integration time constant of the vertical sync integration.

#### Calculation of line frequency range

The oscillator frequencies  $f_{min}$  and  $f_{max}$  must first be calculated. This is achieved by adding the spread of the relevant components to the highest and lowest sync frequencies  $f_{sync(min)}$  and  $f_{sync(max)}$ . The oscillator is driven by the currents in  $R_{HREF}$  and  $R_{HBUF}$ .

The following example is a 31.45 to 90 kHz application:

Table 1 Calculation of total spread

spread of	for f <sub>max</sub>	for f <sub>min</sub>
IC	±3%	±5%
C <sub>HCAP</sub>	±2%	±2%
R <sub>HREF</sub> , R <sub>HBUF</sub>	±2%	±2%
Total	±7%	±9%

Thus the typical frequency range of the oscillator in this example is:

$$f_{max} = f_{sync(max)} \times 1.07 = 96.3 \text{ kHz}$$

$$f_{min} = \frac{f_{sync(min)}}{1.09} = 28.9 \text{ kHz}$$

The TV mode is centred around  $f_{min}$  with a control range of  $\pm 10\%$ . Activation of the TV mode is only allowed between 15.625 and 35 kHz.

The resistors  $R_{\text{HREF}}$  and  $R_{\text{HBUFpar}}$  can be calculated using the following formulae:

$$R_{HREF} = \frac{78 \times kHz \times k\Omega}{f_{min} + 0.0012 \times f_{min}^{2}[kHz]} = 2.61 \text{ k}\Omega$$

$$R_{HBUFpar} = \frac{78 \times kHz \times k\Omega}{f_{max} + 0.0012 \times f_{max}^{2}[kHz]} = 726 \ \Omega$$

The resistor  $R_{HBUFpar}$  is calculated as the value of  $R_{HREF}$  and  $R_{HBUF}$  in parallel. The formulae for  $R_{HBUF}$  also takes into account the voltage swing across this resistor

$$R_{\text{HBUF}} = \frac{R_{\text{HREF}} \times R_{\text{HBUFpar}}}{R_{\text{HREF}} - R_{\text{HBUFpar}}} \times 0.8 = 805 \ \Omega$$

#### PLL1 phase detector

The phase detector is a standard type using switched current sources, which are independent of the horizontal frequency. It compares the middle of the horizontal sync with a fixed point on the oscillator sawtooth voltage. The PLL1 loop filter is connected to HPLL1 (pin 26).

See also Section "Horizontal position adjustment and corrections".

#### Horizontal position adjustment and corrections

A linear adjustment of the relative phase between the horizontal sync and the oscillator sawtooth (in PLL1 loop) is achieved via register HPOS. Once adjusted, the relative phase remains constant over the whole frequency range.

Correction of pin unbalance and parallelogram is achieved by modulating the phase between the oscillator sawtooth and horizontal flyback (in loop PLL2) via registers HPARAL and HPINBAL. If those asymmetric EW corrections are performed in the deflection stage, both registers can be disconnected from the horizontal phase via control bit ACD. This does not change the output at pin ASCOR.

#### Horizontal moire cancellation

To achieve a cancellation of horizontal moire (also known as 'video moire'), the horizontal frequency is divided-by-two to achieve a modulation of the horizontal phase via PLL2. The amplitude is controlled by register HMOIRE. To avoid a visible structure on screen the polarity changes with half of the vertical frequency. Control bit MOD disables the moire cancellation function.

TDA4853; TDA4854

#### PLL2 phase detector

The PLL2 phase detector is similar to the PLL1 detector and compares the line flyback pulse at HFLB (pin 1) with the oscillator sawtooth voltage. The control currents are independent of the horizontal frequency. The PLL2 detector thus compensates for the delay in the external horizontal deflection circuit by adjusting the phase of the HDRV (pin 8) output pulse.

For the TDA4854 external modulation of the PLL2 phase is not allowed, because this would disturb the start advance of the horizontal focus parabola.

#### Soft start and standby

If HPLL2 is pulled to ground by resetting the register SOFTST, the horizontal output pulses, vertical output currents and B+ control driver pulses will be inhibited. This means that HDRV (pin 8), BDRV (pin 6), VOUT1 (pin 13) and VOUT2 (pin 12) are floating in this state. If HPLL2 is pulled to ground by an external DC current, vertical output currents stay active while HDRV (pin 8) and BDRV (pin 6) are in floating state. In both cases the PLL2 and the frequency-locked loop are disabled, CLBL (pin 16) provides a continuous blanking signal and HUNLOCK (pin 17) is floating.

This option can be used for soft start, protection and power-down modes. When the HPLL2 pin is released again, an automatic soft start sequence on the horizontal drive as well as on the B+ drive output will be performed (see Figs 26 and 27).

A soft start can only be performed if the supply voltage for the IC is a minimum of 8.6 V.

The soft start timing is determined by the filter capacitor at HPLL2 (pin 30), which is charged with a constant current during soft start. If the voltage at pin 30 (HPLL2) reaches 1.1 V, the vertical output currents are enabled. At 1.7 V the horizontal driver stage generates very small output pulses. The width of these pulses increases with the voltage at HPLL2 until the final duty cycle is reached. The voltage at HPLL2 increases further and performs a soft start at BDRV (pin 6) as well. The voltage at HPLL2 continues to rise until HPLL2 enters its normal operating range. The internal charge current is now disabled. Finally PLL2 and the frequency-locked loop are activated. If both functions reach normal operation, HUNLOCK (pin 17) switches from the floating status to normal vertical blanking, and continuous blanking at CLBL (pin 16) is removed.

#### Output stage for line drive pulses [HDRV (pin 8)]

An open-collector output stage allows direct drive of an inverting driver transistor because of a low saturation voltage of 0.3 V at 20 mA. To protect the line deflection transistor, the output stage is disabled (floating) for a low supply voltage at  $V_{\rm CC}$  (see Fig.25).

The duty cycle of line drive pulses is slightly dependent on the actual horizontal frequency. This ensures optimum drive conditions over the whole frequency range.

#### X-ray protection

The X-ray protection input XRAY (pin 2) provides a voltage detector with a precise threshold. If the input voltage at XRAY exceeds this threshold for a certain time then control bit SOFTST is reset, which switches the IC into protection mode. In this mode several pins are forced into defined states:

HUNLOCK (pin 17) is floating

The capacitor connected to HPLL2 (pin 30) is discharged

Horizontal output stage (HDRV) is floating B+ control driver stage (BDRV) is floating Vertical output stages (VOUT1 and VOUT2) are floating CLBL provides a continuous blanking signal.

There are two different methods of restarting the IC:

- XSEL (pin 9) is open-circuit or connected to ground. The control bit SOFTST must be set to logic 1 via the I<sup>2</sup>C-bus. The IC then returns to normal operation via soft start.
- XSEL (pin 9) is connected to V<sub>CC</sub> via an external resistor. The supply voltage of the IC must be switched off for a certain period of time before the IC can be restarted again using the standard power-on procedure.

1999 Jul 13

TDA4853: TDA4854

#### Vertical oscillator and amplitude control

This stage is designed for fast stabilization of vertical size after changes in sync frequency conditions.

The free-running frequency  $f_{\text{fr(V)}}$  is determined by the resistor  $R_{\text{VREF}}$  connected to pin 23 and the capacitor  $C_{\text{VCAP}}$  connected to pin 24. The value of  $R_{\text{VREF}}$  is not only optimized for noise and linearity performance in the whole vertical and EW section, but also influences several internal references. Therefore the value of  $R_{\text{VREF}}$  must not be changed.

Capacitor C<sub>VCAP</sub> should be used to select the free-running frequency of the vertical oscillator in accordance with the

following formula: 
$$f_{fr(V)} = \frac{1}{10.8 \times R_{VREF} \times C_{VCAP}}$$

To achieve a stabilized amplitude the free-running frequency  $f_{fr(V)}$ , without adjustment, should be at least 10% lower than the minimum trigger frequency. The contributions shown in Table 2 can be assumed.

Table 2 Calculation of ffr(V) total spread

Contributing elements	
Minimum frequency offset between f <sub>fr(V)</sub> and lowest trigger frequency	10%
Spread of IC	±3%
Spread of R <sub>VREF</sub>	±3% ±1%
Spread of C <sub>VCAP</sub>	±5%
Total	19%

Result for 50 to 160 Hz application:

$$f_{fr(V)} = \frac{50 \text{ Hz}}{1.19} = 42 \text{ Hz}$$

The AGC of the vertical oscillator can be disabled by setting control bit AGCDIS via the I<sup>2</sup>C-bus. A precise external current has to be injected into VCAP (pin 24) to obtain the correct vertical size. This special application mode can be used when the vertical sync pulses are serrated (shifted); this condition is found in some display modes, e.g. when using a 100 Hz up converter for video signals.

**Application hint:** VAGC (pin 22) has a high input impedance during scan. Therefore, the pin must not be loaded externally otherwise non-linearities in the vertical output currents may occur due to the changing charge current during scan.

### Adjustment of vertical size, VGA overscan and EHT compensation

The amplitude of the differential output currents at VOUT1 and VOUT2 can be adjusted via register VSIZE. Register VOVSCN can activate a +17% step in vertical size for the VGA350 mode.

VSMOD (pin 21) can be used for a DC controlled EHT compensation of vertical size by correcting the differential output currents at VOUT1 and VOUT2. The EW waveforms, (vertical focus), pin unbalance and parallelogram corrections are not affected by VSMOD.

The adjustments for vertical size and vertical position also affect the waveforms of the horizontal pincushion, vertical linearity (S-correction), vertical linearity balance, focus parabola, pin unbalance and parallelogram correction. The result of this interaction is that no re-adjustment of these parameters is necessary after an adjustment of vertical picture size or position.

### Adjustment of vertical position, vertical linearity and vertical linearity balance

Register VPOS provides a DC shift at the sawtooth outputs VOUT1 and VOUT2 (pins 13 and 12) and the EW drive output EWDRV (pin 11) in such a way that the whole picture moves vertically while maintaining the correct geometry.

Register VLIN is used to adjust the amount of vertical S-correction in the output signal. This function can be switched off by control bit VSC.

Register VLINBAL is used to correct the unbalance of the vertical S-correction in the output signal. This function can be switched off by control bit VLC.

#### Adjustment of vertical moire cancellation

To achieve a cancellation of vertical moire (also known as 'scan moire') the vertical picture position can be modulated by half the vertical frequency. The amplitude of the modulation is controlled by register VMOIRE and can be switched off via control bit MOD.

TDA4853; TDA4854

### Horizontal pincushion (including horizontal size, corner correction and trapezium correction)

EWDRV (pin 11) provides a complete EW drive waveform. The components horizontal pincushion, horizontal size, corner correction and trapezium correction are controlled by the registers HPIN, HSIZE, HCOR and HTRAP. HTRAP can be set to zero by control bit VPC.

The pincushion (EW parabola) amplitude, corner and trapezium correction track with the vertical picture size (VSIZE) and also with the adjustment for vertical picture position (VPOS). The corner correction does not track with the horizontal pincushion (HPIN).

Further the horizontal pincushion amplitude, corner and trapezium correction track with the horizontal picture size, which is adjusted via register HSIZE and the analog modulation input HSMOD.

If the DC component in the EWDRV output signal is increased via HSIZE or I<sub>HSMOD</sub>, the pincushion, corner and trapezium component of the EWDRV output will be

reduced by a factor of 
$$1 - \frac{V_{HSIZE} + V_{HEHT} \left(1 - \frac{V_{HSIZE}}{14.4 \text{ V}}\right)}{14.4}$$

The value 14.4 V is a virtual voltage for calculation only. The output pin can not reach this value, but the gain (and DC bias) of the external application should be such that the horizontal deflection is reduced to zero when EWDRV reaches 14.4 V.

HSMOD can be used for a DC controlled EHT compensation by correcting horizontal size, horizontal pincushion, corner and trapezium. The control range at this pin tracks with the actual value of HSIZE. For an increasing DC component V<sub>HSIZE</sub> in the EWDRV output signal, the DC component V<sub>HEHT</sub> caused by I<sub>HSMOD</sub> will be

reduced by a factor of  $1 - \frac{V_{HSIZE}}{14.4 \text{ V}}$  as shown in the equation above.

The whole EWDRV voltage is calculated as follows:  $V_{EWDRV} = 1.2 \text{ V} + [V_{HSIZE} + V_{HEHT} \times f(HSIZE) + (V_{HPIN} + V_{HCOR} + V_{HTRAP}) \times g(HSIZE, HSMOD)] \times h(I_{HREF})$ 

Where:

$$V_{\text{HEHT}} = \frac{I_{\text{HSMOD}}}{120 \ \mu\text{A}} \times 0.69$$

$$f(HSIZE) = 1 - \frac{V_{HSIZE}}{14.4 \text{ V}}$$

g(HSIZE, HSMOD) = 
$$1 - \frac{V_{HSIZE} + V_{HEHT} \left(1 - \frac{V_{HSIZE}}{14.4 \text{ V}}\right)}{14.4 \text{ V}}$$

$$h(I_{HREF}) = \frac{I_{HREF}}{I_{HREF}|_{f = 70kHz}}$$

Two different modes of operation can be chosen for the EW output waveform via control bit FHMULT:

#### 1. Mode 1

Horizontal size is controlled via register HSIZE and causes a DC shift at the EWDRV output. The complete waveform is also multiplied internally by a signal proportional to the line frequency [which is detected via the current at HREF (pin 28)]. This mode is to be used for driving EW diode modulator stages which require a voltage proportional to the line frequency.

#### 2. Mode 2

The EW drive waveform does not track with the line frequency. This mode is to be used for driving EW modulators which require a voltage independent of the line frequency.

### Output stage for asymmetric correction waveforms [ASCOR (pin 20)]

This output is designed as a voltage output for superimposed waveforms of vertical parabola and sawtooth. The amplitude and polarity of both signals can be changed via registers HPARAL and HPINBAL.

**Application hint:** The TDA4854 offers two possibilities to control registers HPINBAL and HPARAL.

#### 1. Control bit ACD = 1

The two registers now control the horizontal phase by means of internal modulation of the PLL2 horizontal phase control. The ASCOR output (pin 20) can be left unused, but it will always provide an output signal because the ASCOR output stage is not influenced by the control bit ACD.

#### 2. Control bit ACD = 0

The internal modulation via PLL2 is disconnected. In order to obtain the required effect on the screen, pin ASCOR must now be fed to the DC amplifier which controls the DC shift of the horizontal deflection. This option is useful for applications which already use a DC shift transformer.

If the tube does not need HPINBAL and HPARAL, then pin ASCOR can be used for other purposes, i.e. for a simple dynamic convergence.

TDA4853; TDA4854

#### TDA4854: dynamic focus section [FOCUS (pin 32)]

This section generates a complete drive signal for dynamic focus applications. The amplitude of the horizontal parabola is internally stabilized, thus it is independent of the horizontal frequency. The amplitude can be adjusted via register HFOCUS. Changing horizontal size may require a correction of HFOCUS. To compensate for the delay in external focus amplifiers a 'pre-correction' for the phase of the horizontal parabola has been implemented. The amplitude of the vertical parabola is independent of frequency and tracks with all vertical adjustments. The amplitude can be adjusted via register VFOCUS. FOCUS (pin 32) is designed as a voltage output for the superimposed vertical and horizontal parabolas.

#### B+ control function block

The B+ control function block of the TDA4853; TDA4854 consists of an Operational Transconductance Amplifier (OTA), a voltage comparator, a flip-flop and a discharge circuit. This configuration allows easy applications for different B+ control concepts. See also Application Note AN96052: "B+ converter Topologies for Horizontal Deflection and EHT with TDA4855/58".

#### **GENERAL DESCRIPTION**

The non-inverting input of the OTA is connected internally to a high precision reference voltage. The inverting input is connected to BIN (pin 5). An internal clamping circuit limits the maximum positive output voltage of the OTA. The output itself is connected to BOP (pin 3) and to the inverting input of the voltage comparator. The non-inverting input of the voltage comparator can be accessed via BSENS (pin 4).

B+ drive pulses are generated by an internal flip-flop and fed to BDRV (pin 6) via an open-collector output stage. This flip-flop is set at the rising edge of the signal at HDRV (pin 8). The falling edge of the output signal at BDRV has a defined delay of  $t_{d(BDRV)}$  to the rising edge of the HDRV pulse (see Fig.23). When the voltage at BSENS exceeds the voltage at BOP, the voltage comparator output resets the flip-flop and, therefore, the open-collector stage at BDRV is floating again.

An internal discharge circuit allows a well defined discharge of capacitors at BSENS. BDRV is active at a LOW-level output voltage (see Figs 23 and 24), thus it requires an external inverting driver stage.

The B+ function block can be used for B+ deflection modulators in many different ways. Two popular application combinations are as follows:

Boost converter in feedback mode (see Fig.23)

In this application the OTA is used as an error amplifier with a limited output voltage range. The flip-flop is set on the rising edge of the signal at HDRV. A reset will be generated when the voltage at BSENS, taken from the current sense resistor, exceeds the voltage at BOP.

If no reset is generated within a line period. The rising edge of the next HDRV pulse forces the flip-flop to reset. The flip-flop is set immediately after the voltage at BSENS has dropped below the threshold voltage VRESTART(BSENS).

• Buck converter in feed forward mode (see Fig.24)
This application uses an external RC combination at BSENS to provide a pulse width which is independent from the horizontal frequency. The capacitor is charged via an external resistor and discharged by the internal discharge circuit. For normal operation the discharge circuit is activated when the flip-flop is reset by the internal voltage comparator. The capacitor will now be discharged with a constant current until the internally controlled stop level V<sub>STOP(BSENS)</sub> is reached. This level will be maintained until the rising edge of the next HDRV pulse sets the flip-flop again and disables the discharge circuit.

If no reset is generated within a line period, the rising edge of the next HDRV pulse automatically starts the discharge sequence and resets the flip-flop. When the voltage at BSENS reaches the threshold voltage VRESTART(BSENS), the discharge circuit will be disabled automatically and the flip-flop will be set immediately. This behaviour allows a definition of the maximum duty cycle of the B+ control drive pulse by the relationship of charge current to discharge current.

### Supply voltage stabilizer, references, start-up procedures and protection functions

The TDA4853; TDA4854 provides an internal supply voltage stabilizer for excellent stabilization of all internal references. An internal gap reference, especially designed for low-noise, is the reference for the internal horizontal and vertical supply voltages. All internal reference currents and drive current for the vertical output stage are derived from this voltage via external resistors.

If either the supply voltage is below 8.3 V or no data from the I<sup>2</sup>C-bus has been received after power-up, the internal soft start and protection functions do not allow any of those outputs [HDRV, BDRV, VOUT1, VOUT2 and HUNLOCK (see Fig.25)] to be active.

TDA4853; TDA4854

For supply voltages below 8.3 V the internal I<sup>2</sup>C-bus will not generate an acknowledge and the IC is in standby mode. This is because the internal protection circuit has generated a reset signal for the soft start register SOFTST. Above 8.3 V data is accepted and all registers can be loaded. If the register SOFTST has received a set from the I<sup>2</sup>C-bus, the internal soft start procedure is released, which activates all mentioned outputs.

If during normal operation the supply voltage has dropped below 8.1 V, the protection mode is activated and HUNLOCK (pin 17) changes to the protection status and is floating. This can be detected by the microcontroller.

This protection mode has been implemented in order to protect the deflection stages and the picture tube during start-up, shut-down and fault conditions. This protection mode can be activated as shown in Table 3.

Table 3 Activation of protection mode

ACTIVATION	RESET
Low supply voltage at pin 10	increase supply voltage; reload registers; soft start via I <sup>2</sup> C-bus
Power dip, below 8.1 V	reload registers; soft start via I <sup>2</sup> C-bus
X-ray protection (pin 2) triggered, XSEL (pin 9) is open-circuit or connected to ground	reload registers; soft start via I <sup>2</sup> C-bus
X-ray protection (pin 2) triggered, XSEL (pin 9) connected to V <sub>CC</sub> via an external resistor	switch V <sub>CC</sub> off and on again, reload registers; soft start via I <sup>2</sup> C-bus
HPLL2 (pin 30) externally pulled to ground	release pin 30

When the protection mode is active, several pins of the TDA4853; TDA4854 are forced into a defined state:

HDRV (horizontal driver output) is floating

BDRV (B+ control driver output) is floating

HUNLOCK (indicates, that the frequency-to-voltage converter is out of lock) is floating (HIGH via external pull-up resistor)

CLBL provides a continuous blanking signal VOUT1 and VOUT2 (vertical outputs) are floating The capacitor at HPLL2 is discharged.

If the soft start procedure is activated via the I<sup>2</sup>C-bus, all of these actions will be performed in a well defined sequence (see Figs 25 and 26).

TDA4853; TDA4854

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134); all voltages measured with respect to ground.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		-0.5	+16	٧
V <sub>i(n)</sub>	input voltage for pins:				
	BIN		-0.5	+6.0	V
	HSYNC, VSYNC, VREF, HREF, VSMOD and HSMOD		-0.5	+6.5	v
	SDA and SCL		-0.5	+8.0	v
	XRAY		-0.5	+8.0	v
V <sub>o(n)</sub>	output voltage for pins:				
	VOUT2, VOUT1 and HUNLOCK		-0.5	+6.5	V
	BDRV and HDRV		-0.5	+16	v
V <sub>I/O(n)</sub>	input/output voltages at pins BOP and BSENS		-0.5	+6.0	V
I <sub>o(HDRV)</sub>	horizontal driver output current		_	100	mA
l <sub>i(HFLB)</sub>	horizontal flyback input current		-10	+10	mA
I <sub>o(CLBL)</sub>	video clamping pulse/vertical blanking output current		-	-10	mA
I <sub>o(BOP)</sub>	B+ control OTA output current		-	1	mA
I <sub>o(BDRV)</sub>	B+ control driver output current		_	50	mA
l <sub>o(EWDRV)</sub>	EW driver output current		_	<b>-</b> 5	mA
I <sub>o(FOCUS)</sub>	focus driver output current		_	<b>–</b> 5	mA
T <sub>amb</sub>	operating ambient temperature		-20	+70	°C
Tj	junction temperature		_	150	°C
T <sub>stg</sub>	storage temperature		-55	+150	°C
V <sub>ESD</sub>	electrostatic discharge for all pins	note 1	-150	+150	V
		note 2	-2000	+2000	V

#### Notes

1. Machine model: 200 pF; 0.75  $\mu$ H; 10  $\Omega$ .

2. Human body model: 100 pF; 7.5  $\mu$ H; 1500  $\Omega$ .

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	55	KW

#### **QUALITY SPECIFICATION**

In accordance with "URF-4-2-59/601"; EMC emission/immunity test in accordance with "DIS 1000 4.6" (IEC 801.6).

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>EMC</sub>	emission test	note 1	-	1.5	-	mV
	immunity test	note 1	1	2.0	-	٧

#### Note

1. Tests are performed with application reference board. Tests with other boards will have different results.

TDA4853; TDA4854

#### **CHARACTERISTICS**

 $V_{CC}$  = 12 V;  $T_{amb}$  = 25 °C; peripheral components in accordance with Figs 1 and 2; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Horizontal sync s	separator					
INPUT CHARACTERIS	STICS FOR DC-COUPLED TTL SIGNA	ALS: PIN HSYNC		,		
V <sub>i(HSYNC)</sub>	sync input signal voltage		1.7	_	_	V
V <sub>HSYNC(sl)</sub>	slicing voltage level		1.2	1.4	1.6	V
t <sub>r(HSYNC)</sub>	rise time of sync pulse		10	-	500	ns
t <sub>f(HSYNC)</sub>	fall time of sync pulse		10	_	500	ns
tw(HSYNC)(min)	minimum width of sync pulse		0.7	-	_	μs
I <sub>i(HSYNC)</sub>	input current	V <sub>HSYNC</sub> = 0.8 V	-	-	-200	μА
,		V <sub>HSYNC</sub> = 5.5 V	-	-	10	μА
INPUT CHARACTERIS	STICS FOR AC-COUPLED VIDEO SIGI	NALS (SYNC-ON-VIDEO, NEGA	TIVE SYNC	POLARITY)		
V <sub>HSYNC</sub>	sync amplitude of video input signal voltage	R <sub>source</sub> = 50 Ω	-	300	_	mV
V <sub>HSYNC(sl)</sub>	slicing voltage level (measured from top sync)	$R_{\text{source}} = 50 \Omega$	90	120	150	mV
V <sub>clamp(HSYNC)</sub>	top sync clamping voltage level	R <sub>source</sub> = 50 Ω	1.1	1.28	1.5	٧
I <sub>ch(HSYNC)</sub>	charge current for coupling capacitor	V <sub>HSYNC</sub> > V <sub>clamp(HSYNC)</sub>	1.7	2.4	3.4	μΑ
tw(HSYNC)(min)	minimum width of sync pulse		0.7	_	_	μs
R <sub>source(max)</sub>	maximum source resistance	duty cycle = 7%	<b> </b> -	-	1500	Ω
Ri(diff)(HSYNC)	differential input resistance	during sync	-	80	_	Ω
	ty correction for horizontal syn	C				
t <sub>P(H)</sub> t <sub>H</sub>	horizontal sync pulse width related to line period		_	_	25	%
t <sub>d(HPOL)</sub>	delay time for changing polarity		0.3		1.8	ms
Vertical sync inte	egrator			•		
t <sub>int(V)</sub>	integration time for generation of a vertical trigger pulse	f <sub>H</sub> = 15.625 kHz; I <sub>HREF</sub> = 0.52 mA	14	20	26	μs
1		f <sub>H</sub> = 31.45 kHz; I <sub>HREF</sub> = 1.052 mA	7	10	13	μѕ
		f <sub>H</sub> = 64 kHz; I <sub>HREF</sub> = 2.141 mA	3.9	5.7	6.5	μѕ
I		f <sub>H</sub> = 100 kHz; I <sub>HREF</sub> = 3.345 mA	2.5	3.8	4.5	μs
Vertical sync slic	er (DC-coupled, TTL compatible	A				
V <sub>i(VSYNC)</sub>	sync input signal voltage		1.7	_		V
V <sub>VSYNC(sl)</sub>	slicing voltage level		1.2	1.4	1.6	٧
I <sub>i(VSYNC)</sub>	input current	0 V < V <sub>SYNC</sub> < 5.5 V	-	_	±10	μΑ

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Automatic pola	rity correction for vertical sync					<u> </u>
t <sub>W(VSYNC)(max)</sub>	maximum width of vertical sync pulse		-	-	400	μs
t <sub>d(VPOL)</sub>	delay time for changing polarity		0.45	-	1.8	ms
Video clamping	/vertical blanking output: pin CL	BL				
t <sub>clamp(CLBL)</sub>	width of video clamping pulse	measured at V <sub>CLBL</sub> = 3 V	0.6	0.7	0.8	μs
V <sub>clamp(CLBL)</sub>	top voltage level of video clamping pulse		4.32	4.75	5.23	٧
TC <sub>clamp</sub>	temperature coefficient of V <sub>clamp(CLBL)</sub>		-	4	_	mV/K
STPS <sub>clamp</sub>	steepness of slopes for clamping pulse	$R_L = 1 \text{ M}\Omega; C_L = 20 \text{ pF}$	-	50	-	ns/V
td(HSYNCt-CLBL)	delay between trailing edge of horizontal sync and start of video clamping pulse	clamping pulse triggered on trailing edge of horizontal sync;	_	130	-	ns
<sup>t</sup> clamp1(max)	maximum duration of video clamping pulse referenced to end of horizontal sync	control bit CLAMP = 0; measured at V <sub>CLBL</sub> = 3 V	-	-	1.0	μs
td(HSYNCI-CLBL)	delay between leading edge of horizontal sync and start of video clamping pulse	clamping pulse triggered on leading edge of horizontal sync;	_	300	_	ns
t <sub>clamp2(max)</sub>	maximum duration of video clamping pulse referenced to end of horizontal sync	control bit CLAMP = 1; measured at V <sub>CLBL</sub> = 3 V	-	-	0.15	μs
V <sub>blank(CLBL)</sub>	top voltage level of vertical blanking pulse	notes 1 and 2	1.7	1.9	2.1	V
t <sub>blank</sub> (CLBL)	width of vertical blanking pulse	control bit VBLK = 0	220	260	300	μs
	at pins CLBL and HUNLOCK	control bit VBLK = 1	305	350	395	μs
TC <sub>blank</sub>	temperature coefficient of V <sub>blank</sub> (CLBL)		_	2	-	mV/K
V <sub>scan(CLBL)</sub>	output voltage during vertical scan	I <sub>CLBL</sub> = 0	0.59	0.63	0.67	٧
TC <sub>scan</sub>	temperature coefficient of V <sub>scan(CLBL)</sub>		-	-2		mV/K
I <sub>sink(CLBL)</sub>	internal sink current		2.4	_		mA
I <sub>L(CLBL)</sub>	external load current		-	-	-3.0	mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Horizontal oscil	lator: pins HCAP and HREF					
f <sub>fr(H)</sub>	free-running frequency without PLL1 action (for testing only)	$R_{HBUF} = \infty;$ $R_{HREF} = 2.4 \text{ k}\Omega;$ $C_{HCAP} = 10 \text{ nF; note } 3$	30.53	31.45	32.39	kHz
$\Delta f_{fr(H)}$	spread of free-running frequency (excluding spread of external components)		_	-	±3.0	%
TC <sub>fr</sub>	temperature coefficient of free-running frequency		-100	0	+100	10 <sup>-6</sup> /K
f <sub>H(max)</sub>	maximum oscillator frequency			-	130	kHz
V <sub>HREF</sub>	voltage at input for reference current		2.43	2.55	2.68	٧
Unlock blanking	detection: pin HUNLOCK					
V <sub>scan</sub> (HUNLOCK)	low level voltage of HUNLOCK	saturation voltage in case of locked PLL1; internal sink current = 1 mA			250	mV
V <sub>blank(HUNLOCK)</sub>	blanking level of HUNLOCK	external load current = 0	0.9	1	1.1	V
TC <sub>blank</sub>	temperature coefficient of V <sub>blank</sub> (HUNLOCK)		-	-0.9	-	mV/K
TC <sub>sink</sub>	temperature coefficient of    sink(HUNLOCK)		_	0.15	-	%/K
sink(int)	internal sink current	for blanking pulses; PLL1 locked	1.4	2.0	2.6	mA
I <sub>L(max)</sub>	maximum external load current	V <sub>HUNLOCK</sub> = 1 V	-	_	-2	mA
IL	leakage current	V <sub>HUNLOCK</sub> = 5 V in case of unlocked PLL1 and/or protection active	_	-	±5	μА
PLL1 phase cor	mparator and frequency-locked l	oop: pins HPLL1 and HBU	F			
tw(HSYNC)(max)	maximum width of horizontal sync pulse (referenced to line period)		-	_	25	%
t <sub>lock(HPLL1)</sub>	total lock-in time of PLL1		-	40	80	ms
I <sub>ctrl(HPLL1)</sub>	control currents	notes 4 and 5				
		locked mode, level 1	_	15	-	μА
		locked mode, level 2		145		μА
V <sub>HBUF</sub>	buffered f/v voltage at HBUF (pin 27)	minimum horizontal frequency	_	2.5	_	٧
		maximum horizontal frequency	_	0.5	-	٧

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Phase adjustme	ents and corrections via PLL1 an	nd PLL2		*	•	
HPOS	horizontal position (referenced	register HPOS = 0	-	-13	1-	%
	to horizontal period)	register HPOS = 127	-	0	-	%
		register HPOS = 255	-	13	1-	%
HPINBAL	horizontal pin unbalance correction via HPLL2	register HPINBAL = 0; control bit HPC = 0; note 6	-	0.8	-	%
	(referenced to horizontal period)	register HPINBAL = 15; control bit HPC = 0; note 6	. <b>-</b>	0.8	_	%
		register HPINBAL = X; control bit HPC = 1; note 6	-	0	-	%
HPARAL	horizontal parallelogram correction (referenced to	register HPARAL = 0; control bit HBC = 0; note 6	_	-0.8	_	%
	horizontal period)	register HPARAL = 15; control bit HBC = 0; note 6	-	8.0	<b>–</b>	%
		register HPARAL = X; control bit HBC = 1; note 6	-	0	1	%
HMOIRE	relative modulation of horizontal position by 0.5f <sub>H</sub> ;	register HMOIRE = 0; control bit MOD = 0	_	0	-	%
	phase alternates with 0.5f <sub>V</sub>	register HMOIRE = 31; control bit MOD = 0	-	0.05	-	%
HMOIRE <sub>off</sub>	moire cancellation off	control bit MOD = 1	_	0	_	%
PLL2 phase dete	ector: pins HFLB and HPLL2					
ΦPLL2	PLL2 control (advance of horizontal drive with respect to middle of horizontal flyback)	maximum advance; register HPINBAL = 07; register HPARAL = 07	36		-	%
		minimum advance; register HPINBAL = 07; register HPARAL = 07		7	-	%
I <sub>ctrl(PLL2)</sub>	PLL2 control current		-	75	-	μА
Φ <sub>PLL2</sub>	relative sensitivity of PLL2 phase shift related to horizontal period		_	28	_	mV/%
V <sub>PROT(PLL2)(max)</sub>	maximum voltage for PLL2 protection mode/soft start		_	4.4	-	V
I <sub>ch(PLL2)</sub>	charge current for external capacitor during soft start	V <sub>HPLL2</sub> < 3.7 V	_	1	_	μА
HORIZONTAL FLYBA	ACK INPUT: PIN HFLB					
V <sub>pos(HFLB)</sub>	positive clamping voltage	I <sub>HFLB</sub> = 5 mA	_	5.5	-	V
V <sub>neg(HFLB)</sub>	negative clamping voltage	I <sub>HFLB</sub> = -1 mA	_	-0.75	-	V
I <sub>pos(HFLB)</sub>	positive clamping current		_		6	mA
I <sub>neg(HFLB)</sub>	negative clamping current		_		-2	mA
V <sub>sl(HFLB)</sub>	slicing level		-	2.8		٧

# $\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controllers for PC/TV monitors

TDA4853; TDA4854

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Output stage for	r line driver pulses: pin HDRV			•	•	•
OPEN-COLLECTOR	R OUTPUT STAGE					
V <sub>sat(HDRV)</sub>	saturation voltage	I <sub>HDRV</sub> = 20 mA	<b>-</b>	-	0.3	V
		I <sub>HDRV</sub> = 60 mA	-	_	0.8	V
I <sub>LO(HDRV)</sub>	output leakage current	V <sub>HDRV</sub> = 16 V	-	-	10	μА
AUTOMATIC VARIA	TION OF DUTY CYCLE			•		
t <sub>HDRV(OFF)</sub> /t <sub>H</sub>	relative t <sub>OFF</sub> time of HDRV output; measured at	I <sub>HDRV</sub> = 20 mA; f <sub>H</sub> = 31.45 kHz; see Fig.16	42	45	48	%
	V <sub>HDRV</sub> = 3 V; HDRV duty cycle is modulated by the relation	I <sub>HDRV</sub> = 20 mA; f <sub>H</sub> = 58 kHz; see Fig.16	45.5	48.5	51.5	%
	IHREF/IVREF	I <sub>HDRV</sub> = 20 mA; f <sub>H</sub> = 110 kHz; see Fig.16	49	52	55	%
X-ray protection	n: pins XRAY and XSEL					
V <sub>XRAY(sl)</sub>	slicing voltage level for latch		6.22	6.39	6.56	V
t <sub>W(XRAY)(min)</sub>	minimum width of trigger pulse			_	30	μs
R <sub>i(XRAY)</sub>	input resistance at pin 2	V <sub>XRAY</sub> < 6.38 V + V <sub>BE</sub>	500		_	kΩ
		V <sub>XRAY</sub> > 6.38 V + V <sub>BE</sub>	-	5	-	kΩ
		standby mode	_	5	-	kΩ
XRAY <sub>rst</sub>	reset of X-ray latch	pin 9 open-circuit or connected to GND	set cont the I <sup>2</sup> C-	rol bit SOI bus	FTST via	_
		pin 9 connected to V <sub>CC</sub> via R <sub>XSEL</sub>	switch o	off V <sub>CC</sub> the	n re-apply	-
V <sub>CC</sub> (XRAY)(min)	minimum supply voltage for correct function of the X-ray latch	pin 9 connected to V <sub>CC</sub> via R <sub>XSEL</sub>	_	-	4	V
V <sub>CC(XRAY)(max)</sub>	maximum supply voltage for reset of the X-ray latch	pin 9 connected to V <sub>CC</sub> via R <sub>XSEL</sub>	2	-	-	V
R <sub>XSEL</sub>	external resistor at pin 9	no reset via l <sup>2</sup> C-bus	56	1-	130	kΩ
	or [oscillator frequency in applic	ation without adjustment o	of free-ru	inning fre	quency f <sub>fi</sub>	<sub>(V)</sub> ]
f <sub>fr(V)</sub>	free-running frequency	R <sub>VREF</sub> = 22 kΩ; C <sub>VCAP</sub> = 100 nF	40	42	43.3	Hz
f <sub>cr(V)</sub>	vertical frequency catching range	constant amplitude; note 7	50	-	160	Hz
V <sub>VREF</sub>	voltage at reference input for vertical oscillator		_	3.0	-	V
t <sub>d(scan)</sub>	delay between trigger pulse	control bit VBLK = 0	220	260	300	μs
-	and start of ramp at VCAP (pin 24) (width of vertical blanking pulse)	control bit VBLK = 1	305	350	395	μs
VAGC	amplitude control current	control bit AGCDIS = 0	±120	±200	±300	μА
		control bit AGCDIS = 1	_	0	T	μА

20

TDA4853; TDA4854

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>VAGC</sub>	external capacitor at VAGC (pin 22)		150	-	220	nF
Differential vert	ical current outputs					
ADJUSTMENT OF	VERTICAL SIZE INCLUDING VGA AND I	EHT COMPENSATION; see Fig.	5			
VSIZE	vertical size without VGA overscan (referenced to	register VSIZE = 0; bit VOVSCN = 0; note 8	-	60	-	%
	nominal vertical size)	register VSIZE = 127; bit VOVSCN = 0; note 8	_	100	_	%
VSIZE <sub>VGA</sub>	vertical size with VGA overscan (referenced to nominal vertical	register VSIZE = 0; bit VOVSCN = 1; note 8	_	70	_	%
	size)	register VSIZE = 127; bit VOVSCN = 1; note 8	115.9	116.8	117.7	%
VSMODEHT	EHT compensation on vertical	I <sub>VSMOD</sub> = 0	_	0	_	%
	size via VSMOD (pin 21) (referenced to 100% vertical size)	I <sub>VSMOD</sub> = -120 μA	_	7	****	%
li(VSMOD)	input current (pin 21)	VSMOD = 0	_	0	-	μА
		VSMOD = -7%	-	-120	_	μА
R <sub>i(VSMOD)</sub>	input resistance		300	_	500	Ω
V <sub>ref(VSMOD)</sub>	reference voltage at input		-	5.0	<u> -</u>	V
f <sub>ro(VSMOD)</sub>	roll-off frequency (-3 dB)	I <sub>VSMOD</sub> = -60 μA + 15 μA (RMS)	1	_	_	MHz
ADJUSTMENT OF	VERTICAL POSITION; see Fig.6					
VPOS	vertical position (referenced to 100% vertical size)	register VPOS = 0; control bit VPC = 0	-	-11.5	-	%
		register VPOS = 127; control bit VPC = 0	_	11.5	-	%
		register VPOS = X; control bit VPC = 1	-	0	-	%
ADJUSTMENT OF	VERTICAL LINEARITY; see Fig.7					
VLIN	vertical linearity (S-correction)	register VLIN = 0; control bit VSC = 0; note 8	_	2	_	%
		register VLIN = 15; control bit VSC = 0; note 8	-	46	-	%
		register VLIN = X; control bit VSC = 1; note 8	-	0	-	%
δVLIN	symmetry error of S-correction	maximum VLIN	-	-	±0.7	%

21

# $\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-}\text{bus}$ autosync deflection controllers for PC/TV monitors

TDA4853; TDA4854

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
ADJUSTMENT OF	VERTICAL LINEARITY BALANCE; see F	ig.8				
VLINBAL	vertical linearity balance (referenced to 100% vertical	register VLINBAL = 0; control bit VLC = 0; note 8	-3.3	-2.5	-1.7	%
	size)	register VLINBAL = 15; control bit VLC = 0; note 8	1.7	2.5	3.3	%
		register VLINBAL = X; control bit VLC = 1; note 8	_	0	_	%
VMOIRE	modulation of vertical picture position by ½ vertical	register VMOIRE = 0; control bit MOD = 0	-	0	-	%
	frequency (related to 100% vertical size)	register VMOIRE = 31; control bit MOD = 0	_	0.08	-	%
	moire cancellation off	control bit MOD = 1	-	0	-	%
Vertical output	stage: pins VOUT1 and VOUT2;	see Fig.29				
$\Delta I_{VOUT(nom)(p-p)}$	nominal differential output current (peak-to-peak value)	ΔI <sub>VOUT</sub> = I <sub>VOUT1</sub> - I <sub>VOUT2</sub> ; nominal settings; note 8	0.76	0.85	0.94	mA
l <sub>o(VOUT)(max)</sub>	maximum output current at pins VOUT1 and VOUT2	control bit VOVSCN = 1	0.54	0.6	0.66	mA
V <sub>VOUT</sub>	allowed voltage at outputs		0	-	4.2	٧
$\delta I_{os(vert)(max)}$	maximum offset error of vertical output currents	nominal settings; note 8	-	-	±2.5	%
δl <sub>lin(vert)(max)</sub>	maximum linearity error of vertical output currents	nominal settings; note 8		_	±1.5	%
EW drive outpu	t					
EW DRIVE OUTPU	T STAGE: PIN EWDRV; see Figs 9 to	12				
V <sub>const</sub> (EWDRV)	bottom output voltage at pin EWDRV (internally stabilized)	register HPIN = 0; register HCOR = 04; register HTRAP = 08; register HSIZE = 255	1.05	1.2	1.35	V
V <sub>o(EWDRV)(max)</sub>	maximum output voltage	note 9	7.0	_	_	٧
I <sub>L(EWDRV</sub> )	load current		-	_	±2	mA
TC <sub>EWDRV</sub>	temperature coefficient of output signal		_	-	600	10 <sup>-6</sup> /K
V <sub>HPIN(EWDRV)</sub>	horizontal pincushion voltage	register HPIN = 0; note 8	_	0.04	-	٧
		register HPIN = 63; note 8	-	1.42	_	V
V <sub>HCOR(EWDRV)</sub>	horizontal corner correction voltage	register HCOR = 0; control bit VSC = 0; note 8	-	0.08	-	V
		register HCOR = 31; control bit VSC = 0; note 8	_	-0.64	-	V
		register HCOR = X; control bit VSC = 1; note 8	_	0		V

1999 Jul 13

22

TDA4853; TDA4854

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>HTRAP</sub> (EWDRV)	horizontal trapezium correction voltage	register HTRAP = 15; control bit VPC = 0; note 8	-	-0.33	-	٧
		register HTRAP = 0; control bit VPC = 0; note 8	_	0.33	-	٧
		register HTRAP = X; control bit VPC = 1; note 8	-	0	-	٧
V <sub>HSIZE(EWDRV)</sub>	horizontal size voltage	register HSIZE = 255; note 8	-	0.13	_	٧
		register HSIZE = 0; note 8	-	3.6	_	٧
V <sub>HEHT(EWDRV)</sub>	EHT compensation on	I <sub>HSMOD</sub> = 0; note 8	_	0.69	_	٧
	horizontal size via HSMOD (pin 31)	$I_{HSMOD}$ = -120 μA; note 8	-	0.02	-	٧
I <sub>i(HSMOD)</sub>	input current (pin 31)	V <sub>HEHT</sub> = 0.02 V	_	0	]-	μА
		V <sub>HEHT</sub> = 0.69 V	-	-120	-	μА
R <sub>i(HSMOD)</sub>	input resistance		300	-	500	Ω
V <sub>ref(HSMOD)</sub>	reference voltage at input	I <sub>HSMOD</sub> = 0	_	5.0	-	٧
f <sub>ro(HSMOD)</sub>	roll-off frequency (-3 dB)	I <sub>HSMOD</sub> = -60 μA + 15 μA (RMS)	1	_	_	MHz
TRACKING OF EW	DRV OUTPUT SIGNAL WITH HORIZON	TAL FREQUENCY PROPORTIONA	AL VOLTAG	E		
f <sub>H(MULTI)</sub>	horizontal frequency range for tracking		15	-	80	kHz
V <sub>PAR</sub> (EWDRV)	parabola amplitude at EWDRV (pin 11)	I <sub>HREF</sub> = 1.052 mA; f <sub>H</sub> = 31.45 kHz; control bit FHMULT = 1; note 10	-	0.72	-	V
		I <sub>HREF</sub> = 2.341 mA; f <sub>H</sub> = 70 kHz; control bit FHMULT = 1; note 10		1.42	_	V
		function disabled; control bit FHMULT = 0; note 10	-	1.42	_	٧
LE <sub>EWDRV</sub>	linearity error of horizontal frequency tracking			_	8	%
Output for asym	metric EW corrections: pin ASC	OR				
V <sub>HPARAL</sub> (ASCOR)	vertical sawtooth voltage for EW parallelogram correction	register HPARAL = 0; control bit HPC = 0; note 8	-	-0.825	_	V
		register HPARAL = 15; control bit HPC = 0; note 8	-	0.825	_	٧
		register HPARAL = X; control bit HPC = 1; note 8	-	0.05	-	٧

1999 Jul 13

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>HPINBAL</sub> (ASCOR)	vertical parabola voltage for pin unbalance correction	register HPINBAL = 0; control bit HBC = 0; note 8	-	-1.0	-	٧
		register HPINBAL = 15; control bit HBC = 0; note 8	_	1.0	-	V
		register HPINBAL = X; control bit HBC = 1; note 8	_	0.05	-	٧
V <sub>o(ASCOR)(max)(p-p)</sub>	maximum output voltage swing (peak-to-peak value)		_	4	-	٧
V <sub>o(ASCOR)(max)</sub>	maximum output voltage			6.5	<u> </u> -	V
V <sub>c(ASCOR)</sub>	centre voltage		_	4.0	-	٧
V <sub>o(ASCOR)(min)</sub>	minimum output voltage		_	1.9	_	V
I <sub>o(ASCOR)(max)</sub>	maximum output current	V <sub>ASCOR</sub> ≥ 1.9 V	_	-1.5	-	mA
o(sink)(ASCOR)(max)	maximum output sink current	V <sub>ASCOR</sub> ≥ 1.9 V	-	50	1-	μΑ
	in FOCUS; TDA4854 only		A			
V <sub>HFOCUS(p-p)</sub>	amplitude of horizontal	register HFOCUS = 0	<u>-</u>	0.06	T_	Iv
• HFOCOS(p-p)	parabola (peak-to-peak value)	register HFOCUS = 31	<b> </b>	3.2	_	V
t <sub>precor</sub>	pre-correction of phase	1.9 μs < t <sub>fb</sub> < 5.5 μs		350	<b>-</b>	ns
tw(hfb)(min)	minimum horizontal flyback pulse width	typical t <sub>precor</sub> = 350 ns	1.9	-	-	μs
tw(hfb)(max)	maximum horizontal flyback pulse width	typical t <sub>precor</sub> = 350 ns	-	-	5.5	μs
tw(hfb)(TV)(max)	maximum horizontal flyback pulse width (TV)	typical t <sub>d</sub> = 300 ns	-	_	12.5	μs
V <sub>V</sub> FOCUS(p-p)	amplitude of vertical parabola (peak-to-peak value)	register VFOCUS = 0; note 8	_	0.02	-	V
		register VFOCUS = 07; note 8	-	0.8	_	V
V <sub>o(FOCUS)(max)</sub>	maximum output voltage	I <sub>FOCUS</sub> = 0	5.7	6	6.3	V
V <sub>o(FOCUS)(min)</sub>	minimum output voltage	I <sub>FOCUS</sub> = 0	1.7	2	2.3	٧
lo(FOCUS)(max)	maximum output current		±1.5	_	-	mA
C <sub>L(FOCUS)(max)</sub>	maximum capacitive load		-	_	20	pF
	n; see Figs 23 and 24					
	CE AMPLIFIER: PINS BIN AND BOP					
V <sub>i(BIN)</sub>	input voltage pin 5		0	<b> </b> -	5.25	V
I <sub>i(BIN)(max)</sub>	maximum input current pin 5		_	_	±1	μА
V <sub>ref(int)</sub>	reference voltage at internal non-inverting input of OTA		2.37	2.5	2.58	V
V <sub>o(BOP)(min)</sub>	minimum output voltage pin 3		1-	1-	0.5	V
V <sub>o(BOP)(max)</sub>	maximum output voltage pin 3	I <sub>BOP</sub> < 1 mA	5.0	5.3	5.6	V
I <sub>o(BOP)(max)</sub>	maximum output current pin 3		-	±500	1-	μА
9m(OTA)	transconductance of OTA	note 11	30	50	70	mS
G <sub>v(ol)</sub>	open-loop voltage gain	note 12	-	86	-	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>BOP(min)</sub>	minimum value of capacitor at pin 3		10	-	-	nF
VOLTAGE COMPARA	ATOR: PIN BSENS			•		
V <sub>i(BSENS)</sub>	voltage range of positive comparator input		0	-	5	٧
V <sub>i(BOP)</sub>	voltage range of negative comparator input		0	-	5	V
I <sub>L(BSENS)(max)</sub>	maximum leakage current	discharge disabled	-	_	-2	μА
OPEN-COLLECTOR	OUTPUT STAGE: PIN BDRV					
lo(BDRV)(max)	maximum output current		20	_	<b>—</b>	mA
I <sub>LO(BDRV)</sub>	output leakage current	V <sub>BDRV</sub> = 16 V	-	-	3	μА
V <sub>sat(BDRV)</sub>	saturation voltage	I <sub>BDRV</sub> < 20 mA	-	-	300	mV
t <sub>off(BDRV)(min)</sub>	minimum off-time		-	250	-	ns
t <sub>d</sub> (BDRV-HDRV)	delay between BDRV pulse and HDRV pulse	measured at V <sub>HDRV</sub> = V <sub>BDRV</sub> = 3 V	_	500		ns
BSENS DISCHARG	SE CIRCUIT: PIN BSENS					
V <sub>STOP</sub> (BSENS)	discharge stop level	capacitive load; I <sub>BSENS</sub> = 0.5 mA	0.85	1.0	1.15	٧
I <sub>dch(BSENS)</sub>	discharge current	V <sub>BSENS</sub> > 2.5 V	4.5	6.0	7.5	mA
V <sub>th(BSENS)(restart)</sub>	threshold voltage for restart	fault condition	1.2	1.3	1.4	V
C <sub>BSENS(min)</sub>	minimum value of capacitor at BSENS (pin 4)		2	-	-	nF
Internal reference	e, supply voltage, soft start and	d protection				
V <sub>CC(stab)</sub>	external supply voltage for complete stabilization of all internal references		9.2	_	16	V
Icc	supply current		-	70	1-	mA
CC(stb)	standby supply current	STDBY = 1; V <sub>PLL2</sub> < 1 V; 3.5 V < V <sub>CC</sub> < 16 V		9	-	mA
PSRR	power supply rejection ratio of internal supply voltage	f = 1 kHz	50	_	-	dB
V <sub>CC(blank)</sub>	supply voltage level for activation of continuous blanking	V <sub>CC</sub> decreasing from 12 V	8.2	8.6	9.0	V
V <sub>CC(blank)(min)</sub>	minimum supply voltage level for function of continuous blanking	V <sub>CC</sub> decreasing from 12 V	2.5	3.5	4.0	V
V <sub>on(VCC)</sub>	supply voltage level for activation of HDRV, BDRV, VOUT1, VOUT2 and HUNLOCK	V <sub>CC</sub> increasing from below typical 8 V	7.9	8.3	8.7	V

TDA4853; TDA4854

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>off(VCC)</sub>	supply voltage level for deactivation of BDRV, VOUT1, VOUT2 and HUNLOCK; also sets register SOFTST	V <sub>CC</sub> decreasing from above typical 8.3 V	7.7	8.1	8.5	V
THRESHOLDS DEF	RIVED FROM HPLL2 VOLTAGE					
V <sub>HPLL2(blank)(ul)</sub>	upper limit voltage for continuous blanking		-	4.7	-	V
V <sub>HPLL2(bduty)(ul)</sub>	upper limit voltage for variation of BDRV duty cycle		-	3.4	_	٧
V <sub>HPLL2(bduty)(II)</sub>	lower limit voltage for variation of BDRV duty cycle		-	2.8	_	٧
V <sub>HPLL2(hduty)(ul)</sub>	upper limit voltage for variation of HDRV duty cycle		-	2.8	-	٧
VHPLL2(hduty)(li)	lower limit voltage for variation of HDRV duty cycle		_	1.7	-	٧
V <sub>HPLL2(stby)(II)</sub>	lower limit voltage for VOUT1 and VOUT2 to be active via l <sup>2</sup> C-bus soft start		_	1.1	_	V
V <sub>HPLL2(stby)(ul)</sub>	upper limit voltage for standby voltage		_	1	_	٧
V <sub>HPLL2(stby)(II)</sub>	lower limit voltage for VOUT1 and VOUT2 to be active via external DC current		_	0	-	V

#### Notes

- 1. For duration of vertical blanking pulse see subheading 'Vertical oscillator [oscillator frequency in application without adjustment of free-running frequency f<sub>fr(V)</sub>]'.
- 2. Continuous blanking at CLBL (pin 16) will be activated, if one of the following conditions is true:
  - a) No horizontal flyback pulses at HFLB (pin 1) within a line
  - b) X-ray protection is triggered
  - c) Voltage at HPLL2 (pin 30) is low during soft start
  - d) Supply voltage at V<sub>CC</sub> (pin 10) is low
  - e) PLL1 unlocked while frequency-locked loop is in search mode.
- Oscillator frequency is f<sub>min</sub> when no sync input signal is present (continuous blanking at pins 16 and 17).
- 4. Loading of HPLL1 (pin 26) is not allowed.
- 5. Voltage at HPLL1 (pin 26) is fed to HBUF (pin 27) via a buffer. Disturbances caused by horizontal sync are removed by an internal sample-and-hold circuit.
- All vertical and EW adjustments in accordance with note 8, but VSIZE = 80% (register VSIZE = 63 and control bit VOVSCN = 0).
- 7. Value of resistor at VREF (pin 23) may not be changed.
- 8. All vertical and EW adjustments are specified at nominal vertical settings; unless otherwise specified, which means:

26

- a) VSIZE = 100% (register VSIZE = 127 and control bit VOVSCN = 0)
- b) VSMOD = 0 (no EHT compensation)


1999 Jul 13

TDA4853; TDA4854

- c) VPOS centred (register VPOS = X and control bit VPC = 1)
- d) VLIN = 0 (register VLIN = X and control bit VSC = 1)
- e) VLINBAL = 0 (register VLINBAL = X and control bit VLC = 1)
- f) FHMULT = 0
- g) HPARAL = 0 (register HPARAL = X and control bit HPC = 1)
- h) HPINBAL = 0 (register HPINBAL = X and control bit HBC = 1)
- i) Vertical oscillator synchronized
- j) HSIZE = 255.
- 9. The output signal at EWDRV (pin 11) may consist of horizontal pincushion + corner correction + DC shift + trapezium correction. If the control bit VOVSCN is set, and the VPOS adjustment is set to an extreme value, the tip of the parabola may be clipped at the upper limit of the EWDRV output voltage range. The waveform of corner correction will clip if the vertical sawtooth adjustment exceeds 110% of the nominal setting.

- If f<sub>H</sub> tracking is enabled, the amplitude of the complete EWDRV output signal (horizontal pincushion + corner correction + DC shift + trapezium) will be changed proportional to I<sub>HREF</sub>. The EWDRV low level of 1.2 V remains fixed.
- First pole of transconductance amplifier is 5 MHz without external capacitor (will become the second pole, if the OTA operates as an integrator).
- 12. Open-loop gain is  $\frac{V_{BOP}}{V_{BIN}}$  at f = 0 with no resistive load and  $C_{BOP}$  = 10 nF [from BOP (pin 3) to GND].

#### Vertical and EW adjustments




 ∆I<sub>1</sub> is the maximum amplitude setting at register VSIZE = 127, control bit VOVSCN = 0, control bit VPC = 1, control bit VSC = 1 and control bit VLC = 1.

$$VSIZE = \frac{\Delta I_2}{\Delta I_1} \times 100\%$$

 $VSMOD = \frac{\Delta l_2}{\lambda l} \times 100\%$ 

Fig.5 Adjustment of vertical size.




 ΔI<sub>1</sub> is the maximum amplitude setting at register VSIZE = 127 and control bit VPC = 1.

 $VPOS = \frac{\Delta I_2 - \Delta I_1}{2 \times \Delta I} \times 100\%$ 

Fig.6 Adjustment of vertical position.


TDA4853; TDA4854



(1) ΔI<sub>1</sub> is the maximum amplitude setting at register VSIZE = 127 and VLIN = 0%.

$$VLIN = \frac{\Delta I_1 - \Delta I_2}{\Delta I_1} \times 100\%$$

Fig.7 Adjustment of vertical linearity (vertical S-correction).



(1) ΔI<sub>1</sub> is the maximum amplitude setting at register VSIZE = 127, register VOVSCN = 0, control bit VPC = 1, control bit VLIN = 1 and control bit VLINBAL = 0.

$$VLINBAL = \frac{\Delta I_1 - \Delta I_2}{2 \times \Delta I_1} \times 100\%$$

Fig.8 Adjustment of vertical linearity balance.




Fig.9 Adjustment of parabola amplitude at pin EWDRV.








Fig.10 Influence of corner correction at pin EWDRV.























TDA4853; TDA4854

#### I2C-BUS PROTOCOL

#### I<sup>2</sup>C-bus data format

S(1)	SLAVE ADDRESS(2)	Δ(3)	SUBADDRESS(4)	Δ(3)	ΠΑΤΑ(5)	Δ(3)	P(6)
1 ~	SEAVE ADDITESSO	^```	30DADDINE33	' ' '	שותותי-י	<b>'</b> '''	F (-)

#### **Notes**


- 1. S = START condition.
- 2. SLAVE ADDRESS (MAD) = 1000 1100.
- 3. A = acknowledge, generated by the slave. No acknowledge, if the supply voltage is below 8.3 V for start-up and 8.1 V for shut-down procedure.
- 4. SUBADDRESS (SAD).
- 5. DATA, if more than 1 byte of DATA is transmitted, then no auto-increment of the significant subaddress is performed.
- 6. P = STOP condition.

It should be noted that clock pulses according to the 400 kHz specification are accepted for 3.3 and 5 V applications (reference level = 1.8 V). Default register values after power-up are random. All registers have to be preset via software before the soft start is enabled.

**Important:** If the register contents are changed during the vertical scan, this might result in a visible interference on the screen. The cause for this interference is the abrupt change in picture geometry which takes effect at random locations within the visible picture.

To avoid this kind of interference, the adjustment of the critical geometry parameters HSiZE, HPOS, VSIZE and VPOS should be synchronized with the vertical flyback. This should be done in such a way that the adjustment change takes effect during the vertical blanking time (see Fig.19).

For very slow I<sup>2</sup>C-bus interfaces, it might be necessary to delay the transmission of the last byte (or only the last bit) of an I<sup>2</sup>C-bus message until the start of the vertical sync or vertical blanking.



TDA4853; TDA4854

Table 4 List of I<sup>2</sup>C-bus controlled switches; notes 1 and 2

CONTROL	FUNCTION	SAD		REC	SIST	ER A	SSIC	SNM	ENT	
BIT	FUNCTION	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
BLKDIS	0: vertical, protection and horizontal unlock blanking available on pins CLBL and HUNLOCK	01	Х	#	#	#	#	#	#	D0
	1: only vertical and protection blanking available on pins CLBL and HUNLOCK									
HBC	0: HPINBAL (parabola) waveform enabled	01	Х	#	#	#	#	#	D1	#
	1: HPINBAL (parabola) waveform disabled									
HPC	0: HPARAL (sawtooth) waveform enabled	01	Х	#	#	#	#	D2	#	#
	1: HPARAL (sawtooth) waveform disabled									
AGCDIS	0: AGC in vertical oscillator active	01	Х	#	#	#	D3	#	#	#
	1: AGC in vertical oscillator inhibited									
VSC	0: VLIN and HCOR adjustments enabled	01	Х	#	#	D4	#	#	#	#
	1: VLIN and HCOR adjustments forced to centre value									
MOD	0: horizontal and vertical moire cancellation enabled	01	Х	#	D5	#	#	#	#	#
	1: horizontal and vertical moire cancellation disabled									
TVMOD	0: TV mode at f <sub>min</sub> not activated	01	Х	D6	#	#	#	#	#	#
	1: TV mode at f <sub>min</sub> activated	1								
FHMULT	0: EW output independent of horizontal frequency	0B	#	#	#	#	#	#	Х	D0
	1: EW output tracks with horizontal frequency									
VOVSCN	0: vertical size 100%	0B	#	#	#	#	#	D2	Х	#
	1: vertical size 116.8% for VGA350									
CLAMP	0: trailing edge for horizontal clamp	0B	#	#	#	#	D3	#	Х	#
	1: leading edge for horizontal clamp									
VBLK	0: vertical blanking = 260 μs	0B	#	#	#	D4	#	#	Х	#
	1: vertical blanking = 340 μs									
VLC	0: VLINBAL adjustment enabled	0B	#	#	D5	#	#	#	Х	#
	1: VLINBAL adjustment forced to centre value	1								
VPC	0: VPOS and HTRAP adjustments enabled	0B	#	D6	#	#	#	#	Х	#
	1: VPOS and HTRAP adjustments forced to centre value	1								
ACD	0: ASCOR disconnected from PLL2	0B	D7	#	#	#	#	#	Х	#
	1: ASCOR internally connected with PLL2									
STDBY(3)	0: internal power supply enabled	0D	х	Х	Х	Х	х	Х	#	D0
	1: internal power supply disabled	1		]						
SOFTST(3)	0: soft start not released (pin HPLL2 pulled to ground)	0D	Х	Х	Х	Х	Х	Х	D1	#
	1: soft start is released (power-up via pin HPLL2)									

#### Notes

- 1. X = don't care.
- 2. # = this bit is occupied by another function. If the register is addressed, the bit values for both functions must be transferred.
- 3. Bits STDBY and SOFTST can be reset by internal protection circuit.

1999 Jul 13

Table 5 List of I <sup>2</sup> C.	List of I2C-bus controlled	led functions and those accessible by pins; notes 1 and 2	nd those	acc	essib	e by	pins;	notes	s 1 ar	2 pt				
ELINCTION	i M	BITC	SAD		RE	GIST	ER A	REGISTER ASSIGNMENT	NME	IN		CONTROL	10 A 40	FUNCTION
NOIDNO		2	(нех)	D7	90	22	7	D3	<b>D</b> 2	10	20	BIT	KANGE	TRACKS WITH
Horizontal size	HSIZE	8	00	70	90	D2	D4	62	D2	10	00	1	0.1 to 3.6 V	HSMOD
Vertical position	VPOS	2	02	20	90	D2	D4	മ	D2	10	×	VPC	±11.5%	VSMOD
Vertical linearity balance	VLINBAL	4	93	×	90	D2	<b>D</b>	വ	#	#	#	VLC	±2.5% of 100% vertical size	VSIZE, VOVSCN, VPOS and VSMOD
Moire cancellation via vertical position	VMOIRE	ო	03	#	#	#	#	#	D2	10	8	MOD	0 to 0.08% of vertical amplitude	ı
Horizontal pincushion	NIGH	9	40	×	×	D2	D4	D3	D2	70	8	I	0 to 1.44 V	VSIZE, VOVSCN, VPOS, HSIZE and HSMOD
Moire cancellation via horizontal position	HMOIRE	വ	05	×	×	×	7	മ	D2	10	8	MOD	0 to 0.05% of horizontal period	
Horizontal position	HPOS	8	90	D7	9Q	D5	D4	D3	D2	D1	D0	ŧ	±13% of horizontal period	-
Vertical linearity	VLIN	4	20	07	90	D2	D4	#	#	#	#	NSC	-2 to -46%	VSIZE, VOVSCN, VPOS and VSMOD
EW pin balance	HPINBAL	4	20	#	#	#	#	D3	D2	D1	00	HBC and ACD	±1% of horizontal period	VSIZE, VOVSCN and VPOS
Vertical size	VSIZE	7	80	<u>1</u> 0	9 <b>0</b>	DS	D4	D3	D2	<b>D1</b>	×	1	60 to 100%	VSMOD
Horizontal corner correction	HCOR	ဌ	60	×	×	×	D4	D3	D2	D1	00	NSC	+6 to –46% of parabola amplitude	VSIZE, VOVSCN, VPOS, HSIZE and HSMOD
Horizontal trapezium correction	HTRAP	4	00	07	90	D5	D4	#	#	#	#	VPC	±0.33 V	VSIZE, VOVSCN, VPOS, HSIZE and HSMOD
Horizontal parallelogram	HPARAL	4	0C	#	#	#	#	D3	D2	D1	D0	HPC and ACD	±1% of horizontal period	VSIZE, VOVSCN and VPOS


TDA4853; TDA4854

CHO		O E	SAD		RE	SIST	ER A	SSIG	REGISTER ASSIGNMENT	Ę		CONTROL	DANAG	FUNCTION
	I AM	2	(HEX) D7 D6 D5 D4 D3 D2 D1 D0	D7	90	22	4	D3	D2	10	20	ВІТ	NAMBE 1	TRACKS WITH
TDA4854														
Vertical focus	VFOCUS	က	# # # # # DO	D7	90	D2	#	#	#	#	#	ı	0 to 25%	VSIZE, VOVSCN and VPOS
Horizontal focus HFOCUS	HFOCUS	2	0A # # # D4 D3 D2 D1 D0	#	#	#	42	D3	D2	2	8	ı	0 to 100%	_

X = don't care.

# = this bit is occupied by another function. If the register is addressed, the bit values for both functions must be transferred.

TDA4853; TDA4854



#### Start-up procedure

 $V_{CC} < 8.3 \text{ V}$ :

- As long as the supply voltage is too low for correct operation, the IC will give no acknowledge due to internal Power-on reset (POR)
- Supply current is 9 mA or less.

 $V_{CC} > 8.3 \text{ V}$ :

- The internal POR has ended and the IC is in standby mode
- Control bits STDBY and SOFTST are reset to their start values
- · All other register contents are random
- Pin HUNLOCK is at HIGH-level.

Setting control bit STDBY = 0:

- · Enables internal power supply
- · Supply current increases from 9 to 70 mA
- When V<sub>CC</sub> < 8.6 V register SOFTST cannot be set by the I<sup>2</sup>C-bus
- · Output stages are disabled, except the vertical output
- Pin HUNLOCK is at HIGH-level.

Setting all registers to defined values:

 Due to the hardware configuration of the IC (no auto-increment) any register setting needs a complete 3-byte I<sup>2</sup>C-bus data transfer as follows: START - IC address - subaddress - data - STOP.

Setting control bit SOFTST = 1:

- Before starting the soft-start sequence a delay of minimum 80 ms is necessary to obtain correct function of the horizontal drive
- · HDRV duty cycle increases
- · BDRV duty cycle increases
- PLL1 and PLL2 are enabled.


IC in full operation:

- Pin HUNLOCK is at LOW-level when PLL1 is locked
- Any change of the register content will result in immediate change of the output behaviour
- Setting control bit SOFTST = 0 is the only way (except power-down via pin V<sub>CC</sub>) to leave the operating mode.

Soft-down sequence:

See L4 of Fig.21 for starting the soft-down sequence.

TDA4853; TDA4854



### Protection and standby mode

#### Soft-down sequence:

- Start the sequence by setting control bit SOFTST = 0
- · BDRV duty cycle decreases
- HDRV duty cycle decreases.

#### Protection mode:

- Pins HDRV and BDRV are floating
- · Continuous blanking at pin CLBL is active
- Pin HUNLOCK is floating
- PLL1 and PLL2 are disabled
- · Register contents are kept in internal memory.


### Protection mode can be left by 3 ways:

- Entering standby mode by setting control bit SOFTST = 0 and control bit STDBY = 1
- Starting the soft-start sequence by setting control bit SOFTST = 1 (bit STDBY = don't care); see L3 of Fig.20 for continuation
- 3. Decreasing the supply voltage below 8.1 V.

### Standby mode:

- Set control bit STDBY = 1
- Driver outputs are floating (same as protection mode)
- · Supply current is 9 mA
- Only the I<sup>2</sup>C-bus and protection circuits are operative
- Contents of all registers except the value of bit STDBY and bit SOFTST are lost
- · See L2 of Fig.20 for continuation.

TDA4853; TDA4854



### Power-down mode

Power dip of  $V_{CC}$  < 8.6 V:


- The soft-down sequence is started first.
- Then the soft-start sequence is generated internally.

Power dip of  $V_{CC}$  < 8.1 V or  $V_{CC}$  shut-down:

- This function is independent from the operating mode, so it works under any condition.
- · All driver outputs are immediately disabled
- IC enters standby mode.


TDA4853; TDA4854


### **APPLICATION INFORMATION**



For f < 50 kHz and C2 < 47 nF calculation formulas and behaviour of the OTA are the same as for an OP. An exception is the limited output current at BOP (pin 3). See Chapter "Characteristics", Row Head "B+ control section; see Figs 23 and 24".

(1) The recommended value for R6 is 1 k $\Omega$ .







b. Waveforms for normal operation.


c. Waveforms for fault condition.

Fig.23 Application and timing for feedback mode.



TDA4853; TDA4854







1999 Jul 13

TDA4853; TDA4854

### PLL2 soft start sequence and PLL2 soft-down sequence




a. PLL2 soft start sequence, via the  $I^2C$ -bus, if  $V_{CC} > 8.6 V$ .




b. PLL2 soft-down sequence, via the I<sup>2</sup>C-bus, if  $V_{CC} > 8.6 \text{ V}$ .

(1) HDRV, BDRV, VOUT2 and VOUT1 are floating for  $V_{\rm CC}$  < 8.6 V.

Fig.26 PLL2 soft start sequence and PLL2 soft-down sequence via the I<sup>2</sup>C-bus.



TDA4853; TDA4854



### Vertical linearity error




Fig.29 Definition of vertical linearity error.

TDA4853; TDA4854

### Printed-circuit board layout further connections to other components or ground paths are not allowed external components of external components of horizontal section vertical section 2 8 pin 25 should be the 'star point' for all small signal components external components of horizontal section no external ground tracks connected here TDA4853; TDA4854 15 14 13 15 16 9 100 μF 12 V B-drive line in parallel to ground only this path may be connected to general ground of PCB MGM086 SMD For optimum performance of the TDA4853; TDA4854 the ground paths must be routed as shown. Only one connection to other grounds on the PCB is allowed. Note: The tracks for HDRV and BDRV should be kept separate. Fig.30 Hints for printed-circuit board (PCB) layout.

TDA4853; TDA4854

### **INTERNAL PIN CONFIGURATION**

PIN	SYMBOL	INTERNAL CIRCUIT
1	HFLB	1.5 kΩ 1.7 x MBG561
2	XRAY	2 — 5 kΩ 6.25 V MBG562
3	ВОР	3 MBG563
4	BSENS	4 MBG564

# $\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controllers for PC/TV monitors

PIN	SYMBOL	INTERNAL CIRCUIT		
5	BIN	MBG565		
6	BDRV	6 MBG566		
7	PGND	power ground, connected to substrate		
8	HDRV	8 MGM089		
9	XSEL	9 4 KΩ MBK381		
10	Vcc	10 MGM090		
11	EWDRV	108 Ω 108 Ω MBG570		

PIN	SYMBOL	INTERNAL CIRCUIT
12	VOUT2	(12) MBG571
13	VOUT1	(13) MBG572
14	VSYNC	100 Ω 7.3 V A MBG573
15	HSYNC	1.28 V 1.28 V 1.4 V 7.3 V
16	CLBL	16 MBG575

# $\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controllers for PC/TV monitors

PIN	SYMBOL	INTERNAL CIRCUIT
17	HUNLOCK	17 MGM091
18	SCL	18 MGM092
19	SDA	19 <u> </u>
20	ASCOR	480 Ω 20 MGM094
21	VSMOD	250 Ω MGM095

# $\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\text{-bus}$ autosync deflection controllers for PC/TV monitors

PIN	SYMBOL	INTERNAL CIRCUIT
22	VAGC	22 MBG581
23	VREF	23 - 3 V - MBG582
24	VCAP	(24) MBG583
25	SGND	signal ground
26	HPLL1	26 4.3 V MGM096
27	HBUF	27 5 V MGM097

PIN	SYMBOL	INTERNAL CIRCUIT
28 29	HREF HCAP	76 Ω 2.525 V
30	HPLL2	7.7 V 30 HFLB 6.25 V MGM098
31	HSMOD	31 250 Ω 5 V


TDA4853; TDA4854


PIN	SYMBOL	INTERNAL CIRCUIT
32	FOCUS <sup>(1)</sup>	120 Ω 200 Ω 120 Ω MGM100

### Note

1. This pin is internally connected for TDA4853.

### Electrostatic discharge (ESD) protection






TDA4853; TDA4854

### **PACKAGE OUTLINE**

SDIP32: plastic shrink dual in-line package; 32 leads (400 mil)

SOT232-1



#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT232-1						<del>92-11-17</del> 95-02-04

TDA4853; TDA4854

#### **SOLDERING**

### Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

### Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg(max)}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

### Suitability of through-hole mount IC packages for dipping and wave soldering methods

PACKAGE	SOLDERING METHOD			
PACKAGE	DIPPING	WAVE		
DBS, DIP, HDIP, SDIP, SIL	suitable	suitable <sup>(1)</sup>		

### Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

1999 Jul 13 55

TDA4853; TDA4854

### **DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
more of the limiting values	n accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation and other conditions obeyet these given in the Characteristics sections of the specification.

more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

### PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.