

VERTICAL DEFLECTION AND GUARD CIRCUIT (110°)

GENERAL DESCRIPTION

The TDA3654 is a full performance vertical deflection output circuit for direct drive of the deflection coils and can be used for a wide range of 90° and 110° deflection systems.

A guard circuit is provided which blanks the picture tube screen in the absence of deflection current.

Features

- Direct drive to the deflection coils
- 90° and 110° deflection system
- Internal blanking guard circuit
- Internal voltage stabilizer

QUICK REFERENCE DATA

Output voltage	V5-2	max.	60 V
Output current (peak-to-peak)	I _{5(p-p)}	max.	3 A
Supply voltage	V9-2	max.	40 V
Guard circuit output voltage	V7-2	max.	5,6 V
Operating ambient temperature range	T _{amb}	-25 to +60 °C	
Storage temperature	T _{stg}	-55 to +150 °C	

THERMAL RESISTANCE

From junction to mounting base	R _{th j-mb}	3,5 to 4 K/W
--------------------------------	----------------------	--------------

PACKAGE OUTLINES

TDA3654 : 9-lead SIL; plastic power (SOT131).

TDA3654Q : 9-lead SIL bent to DIL; plastic power (SOT157).




Fig. 1 Block diagram.

FUNCTIONAL DESCRIPTION

Output stage and protection circuits

The output stage consists of two Darlington configurations in class B arrangement.

Each output transistor can deliver 1,5 A maximum and the V_{CEO} is 60 V.

Protection of the output stage is such that the operation of the transistors remains well within the SOAR area in all circumstances at the output pin, (pin 5). This is obtained by the cooperation of the thermal protection circuit, the current-voltage detector and the short circuit protection.

Special measures in the internal circuit layout give the output transistors extra solidity, this is illustrated in Fig. 5 where typical SOAR curves of the lower output transistor are given. The same curves also apply for the upper output device. The supply for the output stage is fed to pin 6 and the output stage ground is connected to pin 4.

Driver and switching circuit

Pin 1 is the input for the driver of the output stage. The signal at pin 1 is also applied to pin 3 which is the input of a switching circuit (pin 1 and 3 are connected via external resistors).

This switching circuit rapidly turns off the lower output stage when the flyback starts and it, therefore, allows a quick start of the flyback generator. The maximum required input signal for the maximum output current peak-to-peak value of 3 A is only 3 V, the sum of the currents in pins 1 and 3 is then maximum 1 mA.

Flyback generator

During scan, the capacitor between pins 6 and 8 is charged to a level which is dependent on the value of the resistor at pin 8 (see Fig. 1).

When the flyback starts and the voltage at the output pin (pin 5) exceeds the supply voltage, the flyback generator is activated.

The supply voltage is then connected in series, via pin 8, with the voltage across the capacitor during the flyback period.

This implies that during scan the supply voltage can be reduced to the required scan voltage plus saturation voltage of the output transistors.

The amplitude of the flyback voltage can be chosen by changing the value of the external resistor at pin 8.

It should be noted that the application is chosen such that the lowest voltage at pin 8 is $> 1,5$ V, during normal operation.

Guard circuit

When there is no deflection current, for any reason, the voltage at pin 8 becomes less than 1 V, the guard circuit will produce a d.c. voltage at pin 7. This voltage can be used to blank the picture tube, so that the screen will not burn in.

Voltage stabilizer

The internal voltage stabilizer provides a stabilized supply of 6 V to drive the output stage, so the drive current is not affected by supply voltage variations.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134).
Pins 2 and 4 are externally connected to ground.

Voltages

Output voltage	V_{5-4}	0 to 60	V
Supply voltage	V_{9-4}	0 to 40	V
Supply voltage output stage	V_{6-4}	0 to 60	V
Input voltage	V_{1-2}	0 to V_{9-4}	V
Input voltage switching circuit	V_{3-2}	0 to V_{9-4}	V
External voltage at pin 7	V_{7-2}	0 to 5,6	V

Currents

Repetitive peak output current	$\pm I_{5RM}$	max.	1,5 A
Non-repetitive peak output current (note 1)	$\pm I_{5SM}$	max.	3 A
Repetitive peak output current of flyback generator	I_{8RM}	max.	+ 1,5 A - 1,6 A
Non-repetitive peak output current of flyback generator (note 1)	$\pm I_{8SM}$	max.	3 A

Temperatures

Storage temperature range	T_{stg}	-65 to + 150 °C
Operating ambient temperature range (see Fig. 3)	T_{amb}	-25 to + 60 °C
Operating junction temperature range (the output current at pin 5 should not exceed 2.5A)	T_j	-25 to + 150 °C

CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$, supply voltage (V_{9-4}) = 26 V; unless otherwise stated; pin 1 externally connected to pin 3.
Pins 2 and 4 externally connected to ground.

parameter	symbol	min.	typ.	max.	unit
Supply					
Supply voltage, pin 9 (note 2)	V_{9-4}	10	—	40	V
Supply voltage output stage	V_{6-4}	—	—	60	V
Supply current, pins 6 and 9 (note 3)	$I_6 + I_9$	35	55	85	mA
Quiescent current (note 4)	I_4	25	40	65	mA
Variation of quiescent current with temperature	TC	—	−0,04	—	mA/K
Output current					
Output current, pin 5 (peak-to-peak)	$I_5(p-p)$	—	2,5	3	A
Output current flyback generator, pin 8	$+ I_8(p-p)$	—	1,25	1,5	A
	$- I_8(p-p)$	—	1,35	1,6	A
Output voltage					
Peak voltage during flyback	V_{5-4}	—	—	60	V
Saturation voltage to supply at $I_5 = -1,5\text{ A}$	$V_{6-5(sat)}$		2,5	3,2	V
at $I_5 = 1,5\text{ A}$ (note 5)	$V_{5-6(sat)}$		2,5	3,2	V
at $I_5 = -1,2\text{ A}$	$V_{6-5(sat)}$		2,2	2,7	V
at $I_5 = 1,2\text{ A}$ (note 5)	$V_{5-6(sat)}$		2,3	2,8	V
Saturation voltage to ground at $I_5 = 1,2\text{ A}$	$V_{5-4(sat)}$	—	2,2	2,7	V
at $I_5 = 1,5\text{ A}$	$V_{5-4(sat)}$	—	2,5	3,2	V
Flyback generator					
Saturation voltage at $I_8 = -1,6\text{ A}$	$V_{9-8(sat)}$	—	1,6	2,1	V
at $I_8 = 1,5\text{ A}$ (note 5)	$V_{8-9(sat)}$	—	2,3	3	V
at $I_8 = -1,3\text{ A}$	$V_{9-8(sat)}$	—	1,4	1,9	V
at $I_8 = 1,2\text{ A}$ (note 5)	$V_{8-9(sat)}$	—	2,2	2,7	V
Leakage current at pin 8	$-I_8$	—	5	100	μA
Flyback generator active if:	V_{5-9}	4	—	—	V

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Input					
Input current, pin 1, for $I_5 = 1,5 \text{ A}$	I_1	—	0,33	0,55	mA
Input voltage during scan, pin 1	V_{1-2}	—	2,35	3	V
Input current, pin 3, during scan (note 6)	I_3	0,03	—	—	mA
Input voltage, pin 3, during scan (note 6)	V_{3-2}	0,8	—	V_{9-4}	V
Input voltage, pin 1, during flyback	V_{1-2}	—	—	250	mV
Input voltage, pin 3, during flyback	V_{3-2}	—	—	250	mV
Guard circuit					
Output voltage, pin 7 $R_L = 100 \text{ k}\Omega$ (note 9)	V_{7-2}	4,1	4,5	5,8	V
Output voltage, pin 7 at $I_L = 0,5 \text{ mA}$ (note 9)	V_{7-2}	3,4	3,9	5,3	V
Internal series resistance of pin 7	R_{i7}	0,95	1,35	1,7	$\text{k}\Omega$
Guard circuit activates (note 7)	V_{8-2}	—	—	1,0	V
General data					
Thermal protection activation range	T_j	158	175	192	$^{\circ}\text{C}$
Thermal resistance					
From junction to mounting base	$R_{th j-mb}$	—	3,5	4	K/W
Power dissipation	P_{tot}	—	see Fig. 3		
Open loop gain at 1 kHz; (note 8)	G_o	—	33	—	
Frequency response, —3 dB; (note 10)	f	—	60	—	kHz

Notes to the characteristics

1. Non-repetitive duty factor 3,3%.
2. The maximum supply voltage should be chosen so that during flyback the voltage at pin 5 does not exceed 60 V.
3. When V_{5-4} is 13 V and no load at pin 5.
4. See Fig. 4.
5. Duty cycle, $d = 5\%$ or $d = 0,05$.
6. When pin 3 is driven separately from pin 1.
7. During normal operation the voltage V_{8-2} may not be lower than 1,5 V.
8. $R_L = 8 \Omega$; $I_L = 125 \text{ mA}$ (r.m.s.).
9. If guard circuit is active.
10. With a 22 pF capacitor between pins 1 and 5.




Fig. 2 Application diagram.




Fig. 3 Power derating curve.






Fig. 4 Quiescent current as a function of the supply voltage.

curve	t_p	δ	peak junction temperature
1	d.c.	—	150 °C
2	10 ms	0,5	150 °C
3	10 ms	0,25	150 °C
4	1 ms	0,5	150 °C
5	1 ms	0,25	150 °C
6	1 ms	0,05	150 °C
7	1 ms	0,05	180 °C
8	0,2 ms	0,1	150 °C
9	0,2 ms	0,1	180 °C



7Z92975

Fig. 5 Typical SOAR of lower output transistor.




Fig. 6 Application diagram in combination with TDA2579.