


T-39-13

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

**Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS**


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Low $r_{DS(on)}$ to Minimize On-Losses. Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



**IRF240
IRF241
IRF243**

**TMOS POWER FETs
16 and 18 AMPERES
 $r_{DS(on)} = 0.18 \text{ OHM}$
150 and 200 VOLTS
 $r_{DS(on)} = 0.22 \text{ OHMS}$
150 VOLTS**




MAXIMUM RATINGS

Rating	Symbol	IRF			Unit
		240	241	243	
Drain-Source Voltage	V_{DSS}	200	150	150	Vdc
Drain-Gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	V_{DGR}	200	150	150	Vdc
Gate-Source Voltage	V_{GS}	± 20			Vdc
Drain Current	I_D				Adc
Continuous, $T_C = 25^\circ\text{C}$		18	16		
Peak, $T_C = 25^\circ\text{C}$		11	10		
		72	64		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1			Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-55 to 150			°C

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	$R_{\theta JC}$	1	°C/W
— Junction to Ambient	$R_{\theta JA}$	30	
Maximum Lead Temp. for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	300	°C

OUTLINE DIMENSIONS



STYLE 3
PIN 1, GATE
PIN 2, SOURCE
CASE, DRAIN

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION, INCH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	29.26	32.37	1.510	1.550
B	19.31	21.08	0.760	0.830
C	6.35	8.25	0.250	0.325
D	1.45	1.60	0.057	0.063
E	1.53	1.77	0.060	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	3.46 BSC		0.136 BSC	
J	16.83 BSC		0.663 BSC	
K	11.18	12.19	0.440	0.480
Q	3.84	4.19	0.151	0.165
R	25.15	26.67	0.990	1.050
U	3.84	4.19	0.151	0.165

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA)	IRF240 IRF241, IRF243	V _{(BR)DSS}	200 150	—	Vdc
Zero Gate Voltage Drain Current (V _{DS} = Rated V _{DSS} , V _{GS} = 0) (V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 0, T _J = 125°C)		I _{DSS}	—	0.2 1	mAdc
Gate-Body Leakage Current, Forward (V _{GSF} = 20 Vdc, V _{DS} = 0)		I _{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		I _{GSSR}	—	100	nAdc

ON CHARACTERISTICS*

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 0.25 mA)		V _{GS(th)}	2	4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 10 Adc)	IRF240, IRF241 IRF243	r _{DS(on)}	—	0.18 0.22	Ohm
On-State Drain Current (V _{GS} = 10 V) (V _{DS} ≥ 3.2 Vdc) (V _{DS} ≥ 3.5 Vdc)	IRF240, IRF241 IRF243	I _{D(on)}	18 16	—	Adc
Forward Transconductance (V _{DS} ≥ 3.2 V, I _D = 10 A) (V _{DS} ≥ 3.5 V, I _D = 10 A)	IRF240, IRF241 IRF243	g _{FS}	6 6	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz)	C _{iss}	—	1600	pF
Output Capacitance		C _{oss}	—	750	
Reverse Transfer Capacitance		C _{rss}	—	300	

SWITCHING CHARACTERISTICS*

Turn-On Delay Time	(V _{DD} = 75 V, I _D = 10 Apk, R _{gen} = 4.7 Ohms)	t _{d(on)}	—	30	ns
Rise Time		t _r	—	60	
Turn-Off Delay Time		t _{d(off)}	—	80	
Fall Time		t _f	—	60	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} , V _{GS} = 10 Vdc, I _D = Rated I _D)	Q _g	38 (Typ)	60	nC
Gate-Source Charge		Q _{gs}	16 (Typ)	—	
Gate-Drain Charge		Q _{gd}	22 (Typ)	—	

SOURCE DRAIN DIODE CHARACTERISTICS*

Forward On-Voltage	(I _S = Rated I _D , V _{GS} = 0)	V _{SD}	1.8 (Typ)	1.9 ⁽¹⁾	Vdc
Forward Turn-On Time		t _{on}	Limited by stray inductance		
Reverse Recovery Time		t _{rr}	450 (Typ)	—	ns

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L _d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L _s	12.5 (Typ)	—	nH

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 (1) Add 0.1 V for IRF240 and IRF241.