

# Pentium Pro™ and SDRAM Frequency Generator

### **General Description**


The ICS9150-11 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro. An output enable pin is provided for testability. MODE allows power management functions: CPU\_STOP#and PCI\_STOP#.

High drive PCICLK and SDRAM outputs typically provide greater than 1V/ns slew rate into  $30\,pF$  loads. CPUCLK outputs typically provide better than 1V/ns slew rate into  $20\,pF$  loads while maintaining  $50\pm5\%$  duty cycle. The REF clock outputs typically provide better than 0.5V/ns slew rates.


### **Features**

- Generates five processor, six bus, one 14.31818MHz and 16 SDRAM clocks.
- Synchronous clocks skew matched to 250 ps window on PCLKs and 500ps window on BCLKs
- Test clock mode eases system design
- Skew from CPU (earlier) to PCI clock 1 to 4ns, 2.6ns nom.
- · Custom configurations available
- VDD(1:3) 3.3V ±10% (inputs 5V tolerant w/series R)
- VDDL(1:2) 2.5V or 3.3V ±5%
- PC serial configuration interface
- · PowerManagementControlInputpins
- 56-pin SSOP package

# **Block Diagram**



## **Pin Configuration**



## **Functionality**

OE	CPUCLK, SDRAM (MHz)	X1, REF (MHz)	PCICLK (MHz)
0	High-Z	High-Z	High-Z
1	66.6	14.318	33.3

56-Pin SSOP

Pentium is a trademark of Intel Corporation

9150-11 Rev C 02/02/98P

ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.

**=** 4825758 0004160 502 **=** 

# ICS9150-11



# **Pin Descriptions**

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
3	REF0	OUT	14.318 MHz reference clock outputs.
4, 10, 17, 23, 31, 34, 40, 47, 53	GND	PWR	Ground.
5	X1	IN	XTAL_IN 14.318MHz Crystal input, has internal 33pF load cap and feed back resistor from X2
6	X2	OUT	XTAL_OUT Crystal output, has internal load cap 33pF
29	MODE	IN	Mode select pin for enabling power management features, has pullup.
8	PCICLK_F	OUT	Free running BUS clock during PCI_STOP#=0.
9, 11, 12, 13 14, 16	PCICLK (0:5)	OUT	BUS clock outputs.
30	OE	IN	Logic input for output enable, tristates all outputs when low.
27	SDATA	IN	Serial data in for serial config port.
28	SCLK	IN	Clock input for serial config port.
1, 7, 15, 20, 26, 37, 43	VDD2, VDD1, VDD, VDD3	PWR	Nominal 3.3V power supply, see power groups for function.
50, 56	VDDL2, VDDL1	PWR	CPU and IOAPIC clock buffer power supply, either 2.5 or 3.3V nominal.
18, 19, 21, 22, 24, 25, 32, 33, 35, 36, 38, 39, 41, 42, 44, 45	SDRAM (0:11) (14:15)	OUT	SDRAM clocks (66.6MHz)
2, 54, 55	IOAPIC (0:2)	OUT	IOAPIC clock output. (14.31818 MHz) Powered by VDDL1
46, 48, 49, 51, 52	CPUCLK (0:4)	OUT	CPU Output clocks. Powered by VDDL2 (66.6MHz)
32	SDRAM13	OUT	SDRAM clock (66.6 MHz)
	CPU_STOP#	IN	Halts CPUCLK clocks at logic "0" level when low.
33	SDRAM12	OUT	SDRAM clock (66.6 MHz)
	PCI_STOP#	IN	Halts PCICLK (0:5) at logic "0" level when low.

# **Power Groups**

VDD = Supply for PLL core
VDD1 = REF 0, XI, X2
VDD2 = PCICLK\_F, PCICLK (0:5)
VDD3 = SDRAM (0:11) (14:15), SDRAM13/CPU\_STOP#, SDRAM12/PCI\_STOP#
VDDL1 = IOAPIC (0:2)
VDDL2 = CPUCLK (0:4)



### **Power-On Conditions**

MODE	PIN #	DESCRIPTION	FUNCTION
	52, 51, 49, 48, 46	CPUCLKs	66.6 MHz - w/serial config enable/disable
1	45, 44, 42, 41, 39, 38, 36, 35, 22, 21, 19, 18, 33, 32, 25, 24	SDRAM	66.6 MHz - All SDRAM outputs
	9, 11, 12, 13, 14, 16, 8	PCICLKs	33.3 MHz - w/serial config enable/disable
	52, 51, 49, 48, 46	CPUCLKs	66.6 MHz - w/serial config enable/disable
0	45, 44, 42, 41, 39, 38, 36, 35, 22, 21, 19, 18, 25, 24	SDRAM	66.6 MHz - All SDRAM outputs
	33	PCI_STOP#	Power Management, PCI (0:5) clocks stopped when low
	32 CPU		Power Managemen, CPU clocks stopped when low

#### Example:

a) if MODE = 1, pins 33 and 32 are configured as SDRAM12, and SDRAM13 respectively.

b) if MODE = 0, pins 33 and 32 are configured as PCI\_STOP#, and CPU\_STOP# respectively.

# **Power-On Default Conditions**

At power-up and before device programming, all clocks will default to an enabled and "on" condition. The frequencies that are then produced are on the FS and MODE pin as shown in the table below.

CLOCK	DEFAULT CONDITION AT POWER-UP	
REF 0	14.31818 MHz	
IOAPIC (0:2)	14.31818 MHz	

## ICS9150-11



# **Technical Pin Function Descriptions**

#### VDD(1.2.3)

This is the power supply to the internal core logic of the device as well as the clock output buffers for REF(0:1), PCICLK, and SDRAM(0:7).

This pin operates at 3.3 V volts. Clocks from the listed buffers that it supplies will have a voltage swing from Ground to this level. For the actual guaranteed high and low voltage levels for the Clocks, please consult the DC parameter table in this data sheet.

#### VDDL1,2

This is the power supplies for the CPUCLK and IOAPCI output buffers. The voltage level for these outputs may be 2.5 or 3.3 volts. Clocks from the buffers that each supplies will have a voltages wing from Ground to this level. For the actual Guaranteed high and low voltage levels of these Clocks, please consult the DC parameter table in this Data Sheet.

#### GND

This is the power supply ground (common or negative) return pin for the internal core logic and all the output buffers.

#### XI

This input pin serves one of two functions. When the device is used with a Crystal, X1 acts as the input pin for the reference signal that comes from the discrete crystal. When the device is driven by an external clock signal, X1 is the device input pin for that reference clock. This pin also implements an internal Crystal loading capacitor that is connected to ground. With a nominal value of 33pF no external load cap is needed for a  $C_L\!=\!17$  to 18pF crystal.

#### X2

This Output pin is used only when the device uses a Crystal as the reference frequency source. In this mode of operation, X2 is an output signal that drives (or excites) the discrete Crystal. The X2 pin will also implement an internal Crystal loading capacitor nominally 33 pF.

### CPUCLK(0:4)

These Output pins are the Clock Outputs that drive processor and other CPU related circuitry that requires clocks which are in tight skew tolerance with the CPU clock. The voltage swing of these Clocks are controlled by the Voltage level applied to the VDDL2 pin of the device. See the Functionality Table for a list of the specific frequencies that are available for these Clocks and the selection codes to produce them.

#### SDRAM(0:15)

These Output Clocks are use to drive Dynamic RAM's and are low skew copies of the CPU Clocks. The voltage swing of the SDRAM's output is controlled by the supply voltage that is applied to VDD3 of the device, operates at 3.3 volts.

#### IOAPIC (0:2)

These Outputs are fixed frequency Output Clocks that run at the Reference Input (typically 14.31818MHz). Its voltage level swing is controlled by VDDL1 and may operate at 2.5 or 3.3volts.

#### REF0

The REF Output is a fixed frequency Clock that runs at the same frequency as the Input Reference Clock X1 or the Crystal (typically 14.31818MHz) attached across X1 and X2.

#### PCICLK F

This Output is equal to PCICLK(0:5) and is FREE RUNNING, and will not be stopped by PCI STP#.

#### PCICLK(0:5)

These Output Clocks generate all the PCI timing requirements for a Pentium/Pro based system. They conform to the current PCI specification. They run at 1/2 CPU frequency.

#### MODI

This Input pin is used to select the Input function of the An active Low will place the I/O pins in the Input mode and enable those stop clock functions. (This is the Power Management Mode)

#### CPU STOP#

This is a synchronous active Low Input pin used to stop the CPUCLK clocks in an active low state. All other Clocks including SDRAM clocks will continue to run while this function is enabled. The CPUCLK's will have a turn ON latency of at least 3 CPU clocks. This input pin only valid when MODE=0 (Power Management Mode)

#### PCI STOP#

This is a synchronous active Low Input pin used to stop the PCICLK clocks in an active low state. It will not effect PCICLK F nor any other outputs. This input pin only valid when MODE=0 (Power Management Mode)

#### I<sup>2</sup>C

The SDATA and SCLOCK Inputs are use to program the device. The clock generator is a slave-receiver device in the I<sup>2</sup>C protocol. It will allow read-back of the registers. See configuration map for register functions. The I<sup>2</sup>C specification in Philips I<sup>2</sup>C Peripherals Data Handbook (1996) should be followed.

#### O]

Output Enable tristates the outputs when held low. This pin will override the  $l^2C$  Byte 0 function, so that the outputs will be tristated when the OE is low regardless of the  $l^2C$  defined function. When OE is high the  $l^2C$  function is in active control.



# General I<sup>2</sup>C serial interface information

A. For the clock generator to be addressed by an I<sup>2</sup>C controller, the following address must be sent as a start sequence, with an acknowledge bit between each byte.

Clock Generator Address (7 bits)		+ 8 bits dummy		+ 8 bits dummy	
A(6:0) & R/W#	ACK	command code	ACK	Byte count	ACK
D2(H)					

Then Byte 0, 1, 2, etc in sequence until STOP.

B. The clock generator is a slave/receiver I<sup>2</sup>C component. It can "read back "(in Philips I<sup>2</sup>C protocol) the data stored in the latches for verification. (set R/W# to 1 above). There is no BYTE count supported, so it does not meet the Intel SMB PIIX4 protocol.

Clock Generator Address (7 bits)					
A(6:0) & R/W#	ACK	Byte 0	ACK	Byte 1	ACK
D3(H)					

Byte 0, 1, 2, etc in sequence until STOP.

- C. The data transfer rate supported by this clock generator is 100K bits/sec (standard mode)
- D. The input is operating at 3.3V logic levels.
- E. The data byte format is 8 bit bytes.
- F. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- G In the power down mode (PWR\_DWN# Low), the SDATA and SCLK pins are tristated and the internal data latches maintain all prior programming information.
- H. At power-on, all registers are set to a default condition. See Byte 0 detail for default condition, Bytes 1 through 5 default to a 1 (Enabled output state)

## **Serial Configuration Command Bitmaps**

Byte 0: Functional and Frequency Select Clock Register (default = 0)

BIT	PIN#	DESCRIPTION	PWD
Bit 7	_	Reserved	0
Bit 6	-	Must be 0 for normal operation	0
	-	Must be 0 for normal operation	
Bit 5		In Spread Spectrum, Controls type (0=centered, 1=down spread)	0
	-	Must be 0 for normal operation	
Bit 4		In Spread Spectrum, Controls Controls Spreading % (0=1.8%, 1=0.6%)	0
Bit 3	-	Reserved	0
Bit 2	-	Reserved	0
Bit 1	[	Bit1 Bit0	
Bit 0		1 1 - Tri-State	0
Į.	-	1 0 - Spread Spectrum Enable	0
		0 1 - Testmode	
		0 0 - Normal operation	

Note: PWD = Power-Up Default

I<sup>2</sup>C is a trademark of Philips Corporation

# ICS9150-11



#### **Select Functions**

FUNCTION DESCRIPTION		OUTPUTS				
	CPU	PCI, PCI_F	SDRAM	REF	IOAPIC	
Tri - State	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
Test Mode	TCLK/21	TCLK/41	TCLK/21	TCLK <sup>1</sup>	TCLK <sup>1</sup>	

#### Notes:

1. REF is a test clock on the X1 inputs during test mode.

Byte 1: CPU Clock Register

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	46	1	CPUCLK4 (Act/Inact)
Bit 3	48	1	CPUCLK3 (Act/Inact)
Bit 2	49	1	CPUCLK2 (Act/Inact)
Bit 1	51	1	CPUCLK1 (Act/Inact)
Bit 0	52	1	CPUCLK0 (Act/Inact)

Notes: 1 = Enabled; 0 = Disabled, outputs held low

Byte 3: SDRAM Clock Register

BIT	PIN#	PWD	DESCRIPTION
Bit 7	35	1	SDRAM7 (Act/Inact)
Bit 6	36	1	SDRAM6 (Act/Inact)
Bit 5	38	1	SDRAM5 (Act/Inact)
Bit 4	39	1	SDRAM4 (Act/Inact)
Bit 3	41	1	SDRAM3 (Act/Inact)
Bit 2	42	1	SDRAM2 (Act/Inact)
Bit 1	44	1	SDRAM1 (Act/Inact)
Bit 0	45	1	SDRAM0 (Act/Inact)

Notes: 1 = Enabled; 0 = Disabled, outputs held low

Byte 2: PCICLK Clock Register

			•••
BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	8	1	PCICLK_F (Act/Inact)
Bit 5	16	1	PCICLK5 (Act/Inact)
Bit 4	14	1	PCICLK4 (Act/Inact)
Bit 3	13	1	PCICLK3 (Act/Inact)
Bit 2	12	1	PCICLK2 (Act/Inact)
Bit 1	11	1	PCICLK1 (Act/Inact)
Bit 0	9	1	PCICLK0 (Act/Inact)

**Notes:** 1 = Enabled; 0 = Disabled, outputs held low

Byte 4: SDRAM Clock Register

BIT	PIN#	PWD	DESCRIPTION
Bit 7	24	1	SDRAM15 (Act/Inact)
Bit 6	25	1	SDRAM14 (Act/Inact)
Bit 5	32	1	SDRAM13 (Act/Inact) Desktop Only
Bit 4	33	1	SDRAM12 (Act/Inact) Desktop Only
Bit 3	18	1	SDRAM11 (Act/Inact)
Bit 2	19	1	SDRAM10 (Act/Inact)
Bit 1	21	1	SDRAM9 (Act/Inact)
Bit 0	22	1	SDRAM8 (Act/Inact)

**Notes:** 1 = Enabled; 0 = Disabled, outputs held low



Byte 5: Peripheral Clock Register

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	2	1	IOAPIC2 (Act/Inact)
Bit 5	54	1	IOAPIC1 (Act/Inact)
Bit 4	55	1	IOAPICO (Act/Inact)
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	3	1	REF0 (Act/Inact)

Notes: 1 = Enabled; 0 = Disabled, outputs held low

Byte 6: Optional Register for Future

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	Reserved
Bit 6	-	1	Reserved
Bit 5	-	1	Reserved
Bit 4	-	1	Reserved
Bit 3	-	1	Reserved
Bit 2	-	1	Reserved
Bit 1	-	1	Reserved
Bit 0	-	1	Reserved

#### Notes:

1. Byte 6 is reserved by Integrated Circuit Systems for future applications.

### **Power Management**

Clock Enable Configuration

CPU_STOP#	PCI_STOP#	CPUCLK	PCICLK	Other Clocks, SDRAM, REF, IOAPICs	Crystal	VCOs
0	0	Low	Low	Running	Running	Running
0	1	Low	33.3 MHz	Running	Running	Running
1	0	66.6 MHz	Low	Running	Running	Running
1	1	66.6 MHz	33.3 MHz	Running	Running	Running

Full clock cycle timing is guaranteed at all times after the system has initially powered up except where noted. The first clock pulse coming out of a stopped clock condition may be slightly distorted due to clock network charging circuitry. Board routing and signal loading may have a large impact on the initial clock distortion also.

### ICS9150-11 Power Management Requirements

SIGNAL	SIGNAL STATE	Latency No. of rising edges of free running PCICLK
CPU_ STOP#	0 (Disabled) <sup>2</sup>	1
	1 (Enabled)1	1
PCI_STOP#	0 (Disabled) <sup>2</sup>	1
	1 (Enabled) <sup>1</sup>	1

#### Notes


- 1. Clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device.
- 2. Clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device.

7



## **CPU\_STOP# Timing Diagram**

CPUSTOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation. CPU\_STOP# is synchronized by the ICS9150-11. The minimum that the CPUCLK is enabled (CPU\_STOP#high pulse) is 100 CPUCLKs. All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs and CPUCLK off latency is less than 4 CPUCLKs.




#### Notes:

- 1. All timing is referenced to the internal CPUCLK.
- CPU\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPUCLKs inside the ICS9150-11.
- 3. All other clocks continue to run undisturbed.
- 4. PCI\_STOP# is shown in a high (true) state.



## PCI\_STOP# Timing Diagram

PCI\_STOP# is an asynchronous input to the ICS9150-11. It is used to turn off the PCICLK (0:5) clocks for low power operation. PCI\_STOP# is synchronized by the ICS9150-11 internally. The minimum that the PCICLK (0:5) clocks are enabled (PCI\_STOP# high pulse) is at least 10 PCICLK (0:5) clocks. PCICLK (0:5) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:5) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.



#### Notes:

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9150 device.)
- PCI\_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9150.
- 3. All other clocks continue to run undisturbed.
- 4. CPU\_STOP# is shown in a high (true) state.



# **Absolute Maximum Ratings**

Supply Voltage	7.0 V
Logic Inputs	GND -0.5 V to V <sub>DD</sub> +0.5 V
Ambient Operating Temperature	
StorageTemperature	−65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

# Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70C$ ; Supply Voltage  $V_{DD} = V_{DDL} = 3.3 \text{ V +/-5\%}$  (unless otherwise stated)

PARAMETER	SYMBOL	COMPANIONS				
		CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	Vih		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	Vil		Vss-0.3		0.8	v
Input High Current	Ін	$V_{IN} = V_{DD}$		0.1	5	μА
Input Low Current	Iılı	Vin = 0 V; Inputs with no pull-up resistors	-5	2.0		μA
Input Low Current	IIL2	V <sub>IN</sub> = 0 V; Inputs with pull-up resistors	-200	-100		μА
Operating Supply Current	IDD33OP	CL = 0 pF; Select @ 66M		75	95	mA
Outputs Disabled Supply Current	IDD3.30E	CL = 0 pF; With input address to Vdd or GND		18	25	mA
Input Capacitance 1	Cin	Logic Inputs			5	pF
	Cinx	X1 & X2 pins	27	36	45	pF
Transition Time <sup>1</sup>	Ttrans	To 1st crossing of target Freq.			3	ms
Settling Time <sup>1</sup>	Ts	From 1st crossing to 1% target Freq.				ms
Clk Stabilization <sup>1</sup>	Tstab	From VDD = 3.3 V to 1% target Freq.		5	3	ms
	Tcpu-sdram2			200	500	ps
Skew <sup>1</sup>	TCPU-PCI2	$V_T = 1.5 \text{ V}$	1	2	4	ns
	TREF-IOAPIC	$V_T = 1.5 \text{ V}$		900		ps



# Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70C$ ; Supply Voltage  $V_{DD} = 3.3 \text{ V} + 1.5\%$ ,  $V_{DDL} = 2.5 \text{ V} + 1.5\%$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current	IDD2.50P	CL = 0 pF; Select @ 66M	6	8	9.5	mA
Supply Culterit	TCPU-SDRAM2	$V_T = 1.5 \text{ V}; V_{TL} = 1.25 \text{ V}; SDRAM Leads}$		250	500	ps
Skew <sup>1</sup>	TCPU-PC12	$V_T = 1.5 \text{ V}; V_{TL} = 1.25 \text{ V}; CPU \text{ Leads}$	1	2	4	ns
	TREF-IOAPIC	$V_T = 1.5 \text{ V}; V_{TL} = 1.25 \text{ V}; CPU \text{ Leads}$		860		ps

<sup>&</sup>lt;sup>1</sup>Guarenteed by design, not 100% tested in production.

### **Electrical Characteristics - CPU**

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 \text{ V} + 1.5\%$ ,  $V_{DDL} = 2.5 \text{ V} + 1.5\%$ ;  $C_L = 10 - 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	RDSP2B1	$V_{\rm O} = V_{\rm DD}*(0.5)$	15		45	Ω
Output Impedance	Rdsn2B <sup>1</sup>	$V_0 = V_{DD}*(0.5)$	15		45	Ω
Output High Voltage	Vон2в	Іон = -12.0 mA	2	2.6		V
Output Low Voltage	V <sub>OL2B</sub>	IoL = 12 mA		0.3	0.4	V
Output High Current	Іон2в	Voh = 1.7 V		-25	-16	mA
Output Low Current	Iol2B	Vol = 0.7 V	19	26		mA
Rise Time	tr2B	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$		1.7	2	ns
Fall Time	t <sub>f2B</sub> l	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.5	2	ns
Duty Cycle	dt2B	$V_T = 1.25 \text{ V}$	45	50	55	%
Skew	tsk2B	$V_T = 1.25 \text{ V}$		60	250	ps
	tjcyc-cyc2B	Vr = 1.25 V		150	250	ps
Jitter	tj1s2B	$V_T = 1.25 \text{ V}$		30	150	ps
	tjabs2B	$V_T = 1.25 \text{ V}$	-250	80	+250	ps

Guarenteed by design, not 100% tested in production.



## **Electrical Characteristics - IOAPIC**

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 \text{ V} + /-5\%$ ,  $V_{DDL} = 2.5 \text{ V} + /-5\%$ ;  $C_L = 10 - 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	RDSP4B	$V_{\rm O} = V_{\rm DD}*(0.5)$	10		30	Ω
Output Impedance	Rdsn4b	$V_{\rm O} = V_{\rm DD}*(0.5)$	10		30	Ω
Output High Voltage	Vон4\B	Іон = -18 mA	2	2.4		V
Output Low Voltage	Vol4B	IoL = 18 mA		0.45	0.5	v
Output High Current	Іон4в	Voh = 1.7 V		-25	-16	mA
Output Low Current	IOL4B	$V_{OL} = 0.7 \text{ V}$	19	26		mA
Rise Time	tr4B	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$		1.4	1.6	ns
Fall Time	t#B <sup>1</sup>	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.2	1.6	ns
Duty Cycle	dt4B	$V_T = 1.25 \text{ V}$	40	54	60	%
	tjeye-cyc4B	$V_T = 1.25 \text{ V}$		1400		ps
Jitter	tj1s4B <sup>1</sup>	Vr = 1.25 V		300	400	ps
	tjabs4B	$V_T = 1.25 \text{ V}$	-1000	800	1000	ps

<sup>&</sup>lt;sup>1</sup>Guarenteed by design, not 100% tested in production.

### Electrical Characteristics - REF0

 $T_A = 0 - 70C$ ;  $V_{DD} = V_{DDL} = 3.3 \text{ V} + /-5\%$ ;  $C_L = 20 - 45 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	Rdsp7	$Vo = V_{DD}*(0.5)$	10		24	Ω
Output Impedance	Rdsn7	$V_0 = V_{DD}*(0.5)$	10		24	Ω
Output High Voltage	Voh7	Іон = -30 mA	2.6	2.75		V
Output Low Voltage	Vol7	IoL = 23  mA		0.3	0.4	V
Output High Current	Іон7	Voh = 2.0 V		-62	-54	mA
Output Low Current	Iol7	Vol = 0.8 V	42	50		mA
Rise Time	$T_{r7}^{1}$	Vol = 0.4 V, Voh = 2.4 V		0.9	2	ns
Fall Time	T <sub>f7</sub> 1	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		0.9	2	ns
Duty Cycle	Dt7 <sup>1</sup>	$V_T = 1.5 \text{ V}$	40	54	60	%
	tjcyc-cyc7B	$V_T = 1.25 \text{ V}$		1400		ps
Jitter	tj1s7B	Vr = 1.25 V		350		ps
	tjabs7B	$V_T = 1.25 \text{ V}$	-1000	900	1000	ps

<sup>&</sup>lt;sup>1</sup>Guarenteed by design, not 100% tested in production.



### Electrical Characteristics - PCI

 $T_A = 0 - 70C$ ;  $V_{DD} = V_{DDL} = 3.3 \text{ V +/-5\%}$ ;  $C_L = 30 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	RDSP1	$V_0 = V_{DD}*(0.5)$	12		55	Ω
Output Impedance	Rdsni <sup>1</sup>	$V_{\rm O} = V_{\rm DD}*(0.5)$	12		55	Ω
Output High Voltage	Vohi	Iон = -11 mA	2.6	3.1	-	V
Output Low Voltage	Voli	$I_{OL} = 9.4 \text{ mA}$		0.15	0.4	V
Output High Current	Іоні	Vон = 2.0 V		-65	-54	mA
Output Low Current	Ioli	Vol = 0.8 V	40	54		mA
Rise Time	tri 1	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.5	2	ns
Fall Time	t <sub>fl</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.4	2	ns
Duty Cycle	d <sub>11</sub> 1	$V_T = 1.5 \text{ V}$	45	50	55	%
Skew	tski 1	$V_T = 1.5 \text{ V}$		200	500	ps
Jitter	tjisi 1	$V_T = 1.5 \text{ V}$		10	150	ps
	tjabsi 1	$V_T = 1.5 \text{ V}$	-250	65	250	ps

Guarenteed by design, not 100% tested in production.


### **Electrical Characteristics - SDRAM**

 $T_A = 0 - 70C$ ;  $V_{DD} = V_{DDL} = 3.3 \text{ V +/-5\%}$ ;  $C_L = 20 - 30 \text{ pF (unless otherwise stated)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R <sub>DSP3</sub> <sup>1</sup>	$V_{\rm O} = V_{\rm DD} * (0.5)$	10		24	Ω
Output Impedance	R <sub>DSN3</sub> <sup>1</sup>	$V_O = V_{DD} * (0.5)$	10		24	Ω
Output High Voltage	Voн3	Іон = -30 mA	2.6	2.8		V
Output Low Voltage	V <sub>OL3</sub>	IoL = 23  mA		0.3	0.4	V
Output High Current	Іонз	Voh = 2.0 V		-67	-54	mA
Output Low Current	Iol3	Vol = 0.8 V	40	55		mA
Rise Time	$T_{r3}^{-1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		1.5	2	ns
Fall Time	T <sub>B</sub> <sup>1</sup>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$		1.4	2	ns
Duty Cycle	Dt3 <sup>1</sup>	$V_T = 1.5 \text{ V}$	45	50	55	%
Skew	Tsk3	$V_T = 1.5 \text{ V}$		200	500	ps
Jitter	Tj1s3	$V_T = 1.5 \text{ V}$		50	150	ps
	Tjabs3	$V_T = 1.5 \text{ V}$	-250	100	250	ps

Guarenteed by design, not 100% tested in production.






# **SSOP Package**

SYMBOL	COMMON DIMENSIONS			VARIATIONS	D			N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	.095	.101	.110	AC	.620	.625	.630	48
A1	.008	.012	.016	AD	.720	.725	.730	56
A2	.088	.090	.092					
В	.008	.010	.0135					
С	.005	-	.010				·	
D	See Variations							
E	.292	.296	.299	1				
e	0.025 BSC			1				
Н	.400	.406	.410	1				
h	.010	.013	.016	1				
L	.024	.032	.040	1				
N	See Variations			1				
~	0°	5°	8°	İ				
X	.085	.093	.100	1				

## **Ordering Information**

### ICS9150F-01

Example:



ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.

**4825758 0004173 160**