


SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCLS399A – APRIL 1998 – REVISED AUGUST 1998

- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

SN54LV273A . . . J OR W PACKAGE
SN74LV273A . . . DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV273A . . . FK PACKAGE
(TOP VIEW)



description

The 'LV273A devices are octal D-type flip-flops designed for 2-V to 5.5-V V_{CC} operation.

These devices are positive-edge-triggered flip-flops with direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN54LV273A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV273A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)

| INPUTS | | | OUTPUT |
|-------------------------|------------|---|--------|
| $\overline{\text{CLR}}$ | CLK | D | Q |
| L | X | X | L |
| H | \uparrow | H | H |
| H | \uparrow | L | L |
| H | L | X | Q_0 |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCLS399A – APRIL 1998 – REVISED AUGUST 1998

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399A – APRIL 1998 – REVISED AUGUST 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 7 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 7 V |
| Output voltage range, V_O (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | –20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ±25 mA |
| Continuous current through V_{CC} or GND | ±50 mA |
| Package thermal impedance, θ_{JA} (see Note 3): DB package | 115°C/W |
| DGV package | 146°C/W |
| DW package | 97°C/W |
| NS package | 100°C/W |
| PW package | 128°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

| | | SN54LV273A | | SN74LV273A | | UNIT |
|---------------------|------------------------------------|---------------------------|----------|---------------------|----------|------|
| | | MIN | MAX | MIN | MAX | |
| V_{CC} | Supply voltage | 2 | 5.5 | 2 | 5.5 | V |
| V_{IH} | High-level input voltage | $V_{CC} = 2$ V | | 1.5 | | V |
| | | $V_{CC} = 2.3$ V to 2.7 V | | $V_{CC} \times 0.7$ | | |
| | | $V_{CC} = 3$ V to 3.6 V | | $V_{CC} \times 0.7$ | | |
| | | $V_{CC} = 4.5$ V to 5.5 V | | $V_{CC} \times 0.7$ | | |
| V_{IL} | Low-level input voltage | $V_{CC} = 2$ V | | 0.5 | | V |
| | | $V_{CC} = 2.3$ V to 2.7 V | | $V_{CC} \times 0.3$ | | |
| | | $V_{CC} = 3$ V to 3.6 V | | $V_{CC} \times 0.3$ | | |
| | | $V_{CC} = 4.5$ V to 5.5 V | | $V_{CC} \times 0.3$ | | |
| V_I | Input voltage | 0 | 5.5 | 0 | 5.5 | V |
| V_O | Output voltage | 0 | V_{CC} | 0 | V_{CC} | V |
| I_{OH} | High-level output current | $V_{CC} = 2$ V | | –50 | | μA |
| | | $V_{CC} = 2.3$ V to 2.7 V | | –2 | | |
| | | $V_{CC} = 3$ V to 3.6 V | | –6 | | |
| | | $V_{CC} = 4.5$ V to 5.5 V | | –12 | | |
| I_{OL} | Low-level output current | $V_{CC} = 2$ V | | 50 | | μA |
| | | $V_{CC} = 2.3$ V to 2.7 V | | 2 | | |
| | | $V_{CC} = 3$ V to 3.6 V | | 6 | | |
| | | $V_{CC} = 4.5$ V to 5.5 V | | 12 | | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | $V_{CC} = 2.3$ V to 2.7 V | | 0 | | ns/V |
| | | $V_{CC} = 3$ V to 3.6 V | | 100 | | |
| | | $V_{CC} = 4.5$ V to 5.5 V | | 20 | | |
| T_A | Operating free-air temperature | –55 | 125 | –40 | 85 | °C |

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399A – APRIL 1998 – REVISED AUGUST 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | SN54LV273A | | | SN74LV273A | | | UNIT |
|------------------|---|-----------------|----------------------|-----|-----|----------------------|-----|-----|------|
| | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| V _{OH} | I _{OH} = -50 μA | 2 V to 5.5 V | V _{CC} -0.1 | | | V _{CC} -0.1 | | | V |
| | I _{OH} = -2 mA | 2.3 V | 2 | | | 2 | | | |
| | I _{OH} = -6 mA | 3 V | 2.48 | | | 2.48 | | | |
| | I _{OH} = -12 mA | 4.5 V | 3.8 | | | 3.8 | | | |
| V _{OL} | I _{OL} = 50 μA | 2 V to 5.5 V | | | | 0.1 | | | V |
| | I _{OL} = 2 mA | 2.3 V | | | | 0.4 | | | |
| | I _{OL} = 6 mA | 3 V | | | | 0.44 | | | |
| | I _{OL} = 12 mA | 4.5 V | | | | 0.55 | | | |
| I _I | V _I = V _{CC} or GND | 5.5 V | | | | ±1 | | | μA |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 5.5 V | | | | 20 | | | μA |
| I _{off} | V _I or V _O = 0 to 5.5 V | 0 V | | | | 5 | | | μA |
| C _i | V _I = V _{CC} or GND | 3.3 V | 2 | | | 2 | | | pF |

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

| | | T _A = 25°C | | SN54LV273A | | SN74LV273A | | UNIT |
|-----------------|------------------------------|-----------------------|-----|------------|------|------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _w | Pulse duration | CLR low | 6.5 | 7 | 7 | 7 | ns | |
| | | CLK high or low | 7 | 8.5 | 8.5 | | | |
| t _{su} | Setup time, data before CLK↑ | Data | 8.5 | 10.5 | 10.5 | ns | | |
| | | CLR inactive | 4 | 4 | 4 | | | |
| t _h | Hold time, data after CLK↑ | 0.5 | 1 | 1 | ns | | | |

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

| | | T _A = 25°C | | SN54LV273A | | SN74LV273A | | UNIT |
|-----------------|------------------------------|-----------------------|-----|------------|-----|------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _w | Pulse duration | CLR low | 5 | 6 | 6 | ns | | |
| | | CLK high or low | 5 | 6.5 | 6.5 | | | |
| t _{su} | Setup time, data before CLK↑ | Data | 5.5 | 6.5 | 6.5 | ns | | |
| | | CLR inactive | 2.5 | 2.5 | 2.5 | | | |
| t _h | Hold time, data after CLK↑ | 1 | 1 | 1 | ns | | | |

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399A – APRIL 1998 – REVISED AUGUST 1998

timing requirements over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

| | | $T_A = 25^\circ\text{C}$ | | SN54LV273A | | SN74LV273A | | UNIT |
|----------|--|-----------------------------|-----|------------|-----|------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t_w | Pulse duration | $\overline{\text{CLR}}$ low | 5 | | 5 | | 5 | ns |
| | | CLK high or low | 5 | | 5 | | 5 | |
| t_{su} | Setup time, data before CLK \uparrow | Data | 4.5 | | 4.5 | | 4.5 | ns |
| | | CLR inactive | 2 | | 2 | | 2 | |
| t_h | Hold time, data after CLK \uparrow | | 1 | | 1 | | 1 | ns |

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $T_A = 25^\circ\text{C}$ | | | SN54LV273A | | SN74LV273A | | UNIT |
|---------------------|-------------------------|-------------|------------------------|--------------------------|------|-----|------------|------|------------|------|------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| f_{max} | | | $C_L = 15\text{ pF}^*$ | 55 | 95 | | 45 | | 45 | MHz | |
| | | | $C_L = 50\text{ pF}$ | 45 | 75 | | 40 | | 40 | | |
| t_{pd}^* | CLK | Q | $C_L = 15\text{ pF}$ | 10.4 | 18.3 | | 1 | 20.5 | 1 | 20.5 | ns |
| t_{PHL}^* | $\overline{\text{CLR}}$ | Q | | 10.3 | 19 | | 1 | 21 | 1 | 21 | |
| t_{pd} | CLK | Q | $C_L = 50\text{ pF}$ | 12.9 | 22.1 | | 1 | 25 | 1 | 25 | ns |
| t_{PHL} | $\overline{\text{CLR}}$ | Q | | 13.1 | 22.8 | | 1 | 25.5 | 1 | 25.5 | |
| $t_{sk(o)}^\dagger$ | | | | | | | | | | 2 | |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† Skew between any two outputs of the same package switching in the same direction

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $T_A = 25^\circ\text{C}$ | | | SN54LV273A | | SN74LV273A | | UNIT |
|---------------------|-------------------------|-------------|------------------------|--------------------------|------|-----|------------|------|------------|------|------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| f_{max} | | | $C_L = 15\text{ pF}^*$ | 75 | 140 | | 65 | | 65 | MHz | |
| | | | $C_L = 50\text{ pF}$ | 50 | 110 | | 45 | | 45 | | |
| t_{pd}^* | CLK | Q | $C_L = 15\text{ pF}$ | 7.1 | 13.6 | | 1 | 16 | 1 | 16 | ns |
| t_{PHL}^* | $\overline{\text{CLR}}$ | Q | | 6.9 | 13.6 | | 1 | 16 | 1 | 16 | |
| t_{pd} | CLK | Q | $C_L = 50\text{ pF}$ | 9.1 | 17.1 | | 1 | 19.5 | 1 | 19.5 | ns |
| t_{PHL} | $\overline{\text{CLR}}$ | Q | | 8.7 | 17.1 | | 1 | 19.5 | 1 | 19.5 | |
| $t_{sk(o)}^\dagger$ | | | | | | | | | | 1.5 | |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† Skew between any two outputs of the same package switching in the same direction

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS399A – APRIL 1998 – REVISED AUGUST 1998

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | $T_A = 25^\circ\text{C}$ | | | SN54LV273A | | SN74LV273A | | UNIT |
|----------------------------|-------------------------|-------------|------------------------|--------------------------|-----|------|------------|------|------------|------|------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| f_{max} | | | $C_L = 15\text{ pF}^*$ | 120 | 205 | | 100 | | 100 | | MHz |
| | | | $C_L = 50\text{ pF}$ | 80 | 160 | | 70 | | 70 | | |
| t_{pd}^* | CLK | Q | $C_L = 15\text{ pF}$ | | 4.8 | 9 | 1 | 10.5 | 1 | 10.5 | ns |
| t_{PHL}^* | $\overline{\text{CLR}}$ | Q | | | 4.7 | 8.5 | 1 | 10 | 1 | 10 | |
| t_{pd} | CLK | Q | $C_L = 50\text{ pF}$ | | 6.2 | 11 | 1 | 12.5 | 1 | 12.5 | ns |
| t_{PHL} | $\overline{\text{CLR}}$ | Q | | | 6 | 10.5 | 1 | 12 | 1 | 12 | |
| $t_{\text{sk(o)}}^\dagger$ | | | | | | | 1 | | | 1 | |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† Skew between any two outputs of the same package switching in the same direction

noise characteristics, $V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ (see Note 5)

| PARAMETER | | SN74LV273A | | | UNIT |
|-------------|--|------------|-------|------|------|
| | | MIN | TYP | MAX | |
| $V_{OL(P)}$ | Quiet output, maximum dynamic V_{OL} | | 0.39 | 0.8 | V |
| $V_{OL(V)}$ | Quiet output, minimum dynamic V_{OL} | | -0.36 | -0.8 | V |
| $V_{OH(V)}$ | Quiet output, minimum dynamic V_{OH} | | 2.92 | | V |
| $V_{IH(D)}$ | High-level dynamic input voltage | | 2.31 | | V |
| $V_{IL(D)}$ | Low-level dynamic input voltage | | | 0.99 | V |

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^\circ\text{C}$


| PARAMETER | | TEST CONDITIONS | V_{CC} | TYP | UNIT |
|-----------------|-------------------------------|--|----------|------|------|
| C_{pd} | Power dissipation capacitance | $C_L = 50\text{ pF}$, $f = 10\text{ MHz}$ | 3.3 V | 15.9 | pF |
| | | | 5 V | 17.1 | |

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns, $t_f \leq 3$ ns.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms