

# 54LS112/DM54LS112A/DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

## General Description


This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is high or low without affecting the outputs as long as the setup and hold times are not

violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

## Features

- Alternate Military/Aerospace device (54LS112) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

## Connection Diagram



Order Number 54LS112DMQB, 54LS112FMQB,  
54LS112LMQB, DM54LS112AJ, DM54LS112AW,  
DM74LS112AM or DM74LS112AN  
See NS Package Number E20A,  
J16A, M16A, N16E or W16A

## Function Table

Inputs					Outputs	
PR	CLR	CLK	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q <sub>0</sub>	$\bar{Q}_0$
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	Toggle
H	H	H	X	X	Q <sub>0</sub>	$\bar{Q}_0$

H = High Logic Level  
L = Low Logic Level  
X = Either Low or High Logic Level  
↓ = Negative Going Edge of Pulse  
\* = This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.  
Q<sub>0</sub> = The output logic level before the indicated input conditions were established.  
Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

54LS112/DM54LS112A/DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS and 54LS	−55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	−65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

Symbol	Parameter		DM54LS112A			DM74LS112A			Units
			Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage		2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.7			0.8	V
I <sub>OH</sub>	High Level Output Current				−0.4			−0.4	mA
I <sub>OL</sub>	Low Level Output Current				4			8	mA
f <sub>CLK</sub>	Clock Frequency (Note 2)		0		30	0		30	MHz
f <sub>CLK</sub>	Clock Frequency (Note 3)		0		25	0		25	MHz
t <sub>w</sub>	Pulse Width (Note 2)	Clock High	20			20			ns
		Preset Low	25			25			
		Clear Low	25			25			
t <sub>w</sub>	Pulse Width (Note 3)	Clock High	25			25			ns
		Preset Low	30			30			
		Clear Low	30			30			
t <sub>SU</sub>	Setup Time (Notes 1 and 2)		20 ↓			20 ↓			ns
t <sub>SU</sub>	Setup Time (Notes 1 and 3)		25 ↓			25 ↓			ns
t <sub>H</sub>	Hold Time (Notes 1 and 2)		0 ↓			0 ↓			ns
t <sub>H</sub>	Hold Time (Notes 1 and 3)		5 ↓			5 ↓			ns
T <sub>A</sub>	Free Air Operating Temperature		−55		125	0		70	°C

Note 1: The symbol (↓) indicates the falling edge of the clock pulse is used for reference.

Note 2: C<sub>L</sub> = 15 pF, R<sub>L</sub> = 2 kΩ, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

Note 3: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2 kΩ, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = −18 mA			−1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM54	2.5	3.4	V
			DM74	2.7	3.4	
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM54		0.25	V
			DM74		0.35	
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min	DM74		0.25	0.4
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7V	J, K		0.1	mA
			Clear		0.3	
			Preset		0.3	
			Clock		0.4	

## Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V	J, K		20	μA
			Clear		60	
			Preset		60	
			Clock		80	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V	J, K		-0.4	mA
			Clear		-0.8	
			Preset		-0.8	
			Clock		-0.8	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	DM54	-20	-100	mA
			DM74	-20	-100	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 3)		4	6	mA

## Switching Characteristics at V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C (See Section 1 for Test Waveforms and Output Load)



Symbol	Parameter	From (Input) To (Output)	R <sub>L</sub> = 2 kΩ				Units
			C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		30		25		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Preset to Q		20		24	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Preset to $\bar{Q}$		20		28	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clear to $\bar{Q}$		20		24	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q		20		28	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Q or $\bar{Q}$		20		24	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Q or $\bar{Q}$		20		28	ns

**Note 1:** All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

**Note 2:** Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V<sub>O</sub> = 2.25V and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.


**Note 3:** With all outputs open, I<sub>CC</sub> is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement the clock is grounded.

**Physical Dimensions** inches (millimeters)



**Ceramic Leadless Chip Carrier Package (E)**  
**Order Number 54LS112LMQB**  
**NS Package Number E20A**

E20A (REV D)




**16-Lead Ceramic Dual-In-Line Package (J)**  
**Order Number 54LS112DMQB or DM54LS112AJ**  
**NS Package Number J16A**

J16A (REV L)



54LS112/DM54LS112A/DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

**Physical Dimensions** inches (millimeters) (Continued)



**16-Lead Ceramic Flat Package (W)**  
**Order Number 54LS112FMQB or DM54LS112AW**  
**NS Package Number W16A**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 1111 West Bardin Road  
 Arlington, TX 76017  
 Tel: 1(800) 272-9959  
 Fax: 1(800) 737-7018

**National Semiconductor Europe**  
 Fax: (+49) 0-180-530 85 86  
 Email: onjwge@tevm2.nsc.com  
 Deutsch Tel: (+49) 0-180-530 85 85  
 English Tel: (+49) 0-180-532 78 32  
 Français Tel: (+49) 0-180-532 93 58  
 Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
 13th Floor, Straight Block,  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: (852) 2737-1600  
 Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
 Tel: 81-043-299-2309  
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.