

# MM54HC166/MM74HC166 8-Bit Parallel In/Serial Out Shift Registers

## **General Description**

The MM54HC166/MM74HC166 high speed 8-BIT PARAL-LEL-IN/SERIAL-OUT SHIFT REGISTER utilizes advanced silicon-gate CMOS technology. It has low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

These Parallel-In or Serial-In, Serial-Out shift registers feature gated CLOCK inputs and an overriding CLEAR input. The load mode is established by the SHIFT/LOAD input. When high, this input enables the SERIAL INPUT and couples the eight flip-flops for serial shifting with each clock pulse. When low, the PARALLEL INPUTS are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high level edge of the CLOCK pulse through a 2-input NOR gate, permitting one input to be used as a clock enable or CLOCK INHIBIT function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be

stopped on command with the other clock input. The CLOCK INHIBIT input should be changed to the high level only while the clock input is high. A direct CLEAR input overrides all other inputs, including the CLOCK, and sets all flipflops to zero.


The 54HC/74HC logic family is functionally as well as pin out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\rm CC}$  and Ground.

#### **Features**

- Typical propagation delay:
- Wide operating supply voltage range: 2V-6V
- Low input current: <1  $\mu$ A
- Low quiescent supply current: 80 μA maximum (74HC Series)
- Fanout of 10 LS-TTL loads

### **Connection Diagram**

#### Dual-In-Line Package



Order Number MM54HC166 or MM74HC166

### **Function Table**

		Internal							
Clear		Clock		Serial		Outputs			
Olcai	Load	Inhibit	Olock	ociiai		$Q_A$	$Q_{B}$	Q <sub>H</sub>	
L	Х	Х	Х	Х	Х	L	L	L	
Н	Х	L	L	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>	
Н	L	L	↑	Х	ah	а	b	h	
Н	Н	L	1	Н	Х	Н	$Q_{An}$	Q <sub>Gn</sub>	
Н	Н	L	1	L	Х	L	$Q_{An}$		
Н	Х	Н	1	Х	Х	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>	

- H = High Level(steady state), L = Low Level(steady state)
- X = Don't Care (any input, including transitions)
- ↑ = Transition from low to high level

 $a\dots h=$  The level of steady-state input at inputs A through H, respectively  $Q_{A0},\,Q_{B0},\,Q_{H0}=$  The level of  $Q_A,\,Q_B,\,Q_H,$  respectively, before the indicated steady-state input conditions were established

 $Q_{An},\,Q_{Gn}=$  The level of  $Q_A,\,Q_G,$  respectively, before the most recent  $\uparrow$  transition of the clock

# Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to $+7.0V$
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ V to $V_{CC} + 1.5$ V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to V <sub>CC</sub> $+0.5$ V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	$\pm$ 20 mA
DC Output Current, per Pin (I <sub>OUT</sub> )	$\pm$ 25 mA
DC V <sub>CC</sub> or GND Current, per Pin (I <sub>CC</sub> )	$\pm$ 50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to $+150$ °C

Power Dissipation (PD)

(Note 3) 600 mW S.O. Package only 500 mW

Lead Temperature (T<sub>L</sub>)
(Soldering 10 second

(Soldering, 10 seconds) 260°C

## **Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V
Operating Temp. Range (T <sub>A</sub> )			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times $(t_r, t_f)$			
$V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

## **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =	= 25°C	74HC T <sub>A</sub> = -40°C to +85°C	54HC T <sub>A</sub> = -55°C to +125°C	Units		
				Тур	Typ Guaranteed Limits					
V <sub>IH</sub>	Minimum High		2.0V		1.5	1.5	1.5	V		
	Level Input		4.5V		3.15	3.15	3.15	V		
	Voltage		6.0V		4.2	4.2	4.2	V		
$V_{IL}$	Maximum Low		2.0V		0.5	0.5	0.5	V		
	Level Input		4.5V		1.35	1.35	1.35	V		
	Voltage**		6.0V		1.8	1.8	1.8	V		
$V_{OH}$	Minimum High	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>								
	Level Output	I <sub>OUT</sub>  ≤20 μA	2.0V	2.0	1.9	1.9	1.9	V		
	Voltage		4.5V	4.5	4.4	4.4	4.4	V		
			6.0V	6.0	5.9	5.9	5.9	V		
		V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>								
		I <sub>OUT</sub>  ≤4.0 mA	4.5V	4.2	3.98	3.84	3.7	V		
		I <sub>OUT</sub>  ≤5.2 mA	6.0V	5.7	5.48	5.34	5.2	V		
$V_{OL}$	Maximum Low	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>								
	Level Output	I <sub>OUT</sub>  ≤20 μA	2.0V	0	0.1	0.1	0.1	V		
	Voltage		4.5V	0	0.1	0.1	0.1	V		
			6.0V	0	0.1	0.1	0.1	V		
		V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>								
		I <sub>OUT</sub>  ≤4.0 mA	4.5V	0.2	0.26	0.33	0.4	V		
		I <sub>OUT</sub>  ≤5.2 mA	6.0V	0.2	0.26	0.33	0.4	V		
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC}$ or GND $V_{CC} = 2V - 6V$	6.0V		±0.1	± 1.0	± 1.0	μΑ		
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$ $V_{CC} = 2V-6V$	6.0V		8.0	80	160	μΑ		

Note 1: Absolute Maximum ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power dissipation temperature derating—plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C. Note 4: For a power supply of  $5V\pm10$ %, the worst-case output voltages  $(V_{OH}$  and  $V_{OL})$  occur for HC at 4.5V. Thus, the 4.5V values should be used when designing with this supply. Worst-case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC}=5.5V$  and 4.5V, respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst-case leakage current  $(I_{IN}, I_{CC},$  and  $I_{OZ})$  occur for CMOS at the higher voltage and so the 6.0V values should be used.

<sup>\*\*</sup>V<sub>IL</sub> limits are currently tested at 20% of V<sub>CC</sub>. The above V<sub>IL</sub> specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.


# AC Electrical Characteristics $c_L = 50 \ \text{pF}, \, t_r = t_f = 6 \ \text{ns}$ unless otherwise noted


Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> =25°C		74HC T <sub>A</sub> = -40°C to +85°C	54HC T <sub>A</sub> = -55°C to + 125°C	Units	
			Тур		Guaranteed Limits			
f <sub>MAX</sub>	Maximum Operating Frequency	2.0V 4.5V 6.0V		6 31 36	5 25 29	4.2 21 25	MHz MHz MHz	
t <sub>PHL</sub> / t <sub>PLH</sub>	Maximum Propagation Delay Clock to Q <sub>H</sub>	2.0V 4.5V 6.0V	14	140 28 24	175 35 30	210 42 36	ns ns ns	
t <sub>PHL</sub> / t <sub>PLH</sub>	Maximum Propagation Delay Clear to Q <sub>h</sub>	2.0V 4.5V 6.0V	11	130 26 22	165 35 30	195 39 33	ns ns ns	
t <sub>su</sub>	Minimum Setup Time Shift/Load to Clock	2.0V 4.5V 6.0V		80 16 14	100 20 18	120 24 20	ns ns ns	
t <sub>su</sub>	Minimum Setup Time Data before Clock	2.0V 4.5V 6.0V		80 16 14	100 20 18	120 24 20	ns ns ns	
t <sub>REM</sub>	Minimum Removal Time Clear to Clock	2.0V 4.5V 6.0V		0 0 0	0 0 0	0 0 0	ns ns ns	
t <sub>h</sub>	Maximum Hold Time Data after Clock	2.0V 4.5V 6.0V		0 0 0	0 0 0	0 0 0	ns ns ns	
t <sub>r</sub> , t <sub>f</sub>	Maximum Output Rise and Fall Time	2.0V 4.5V 6.0V	7	75 15 13	95 19 16	110 22 19	ns ns ns	
t <sub>w</sub>	Minimum Pulse Width Clock or Clear	2.0V 4.5V 6.0V		80 16 14	100 20 16	120 24 20	ns ns ns	
C <sub>pd</sub>	Power Dissipation Capacitance (Note 5)	(per package)		100			pF	
C <sub>in</sub>	Maximum Input Capacitance		5	10	10	10	pF	

# AC Electrical Characteristics $V_{CC}=5V, C_L=15~pF, T_A=25^{\circ}C, t_r=t_f=6~ns$ unless otherwise noted


Symbol	Parameter	Typical	Guaranteed Limits	Units
f <sub>MAX</sub>	Maximum Operating Frequency		31	MHz
t <sub>PHL</sub> /	Maximum Propagation Delay Clock to Q <sub>h</sub>		16	ns
t <sub>PHL</sub> /	Maximum Propagation Delay Clear to Q <sub>h</sub>		12	ns
t <sub>su</sub>	Minimum Setup Time Shift/Load High to Clock		16	ns
t <sub>su</sub>	Minimum Setup Time Data before Clock		16	ns
t <sub>REM</sub>	Minimum Removal Time Clear to Clock		0	ns
t <sub>h</sub>	Maximum Hold Time Data after Clock		0	ns
t <sub>w</sub>	Minimum Pulse Width Clock or Clear		16	ns


Note 5:  $C_{pd}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \, V_{CC}^2 \, f + I_{CC} \, V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \, V_{CC} \, f + I_{CC} \, V_{CC}$ .






## Physical Dimensions inches (millimeters)





### Order Number MM54HC166 or MM74HC166 NS Package Number M16A



Order Number MM54HC166 or MM74HC166 NS Package Number N16E

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408